Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1327G-225BGXC Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C1327G-225BGXC
Description  4-Mbit (256K x 18) Pipelined Sync SRAM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1327G-225BGXC Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C1327G-225BGXC Datasheet HTML 1Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 2Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 3Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1327G-225BGXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
PRELIMINARY
CY7C1327G
Document #: 38-05519 Rev. *A
Page 5 of 18
Functional Overview
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock.
The CY7C1327G supports secondary cache in systems
utilizing either a linear or interleaved burst sequence. The
interleaved
burst
order
supports
Pentium
and
i486
processors. The linear burst sequence is suited for processors
that utilize a linear burst sequence. The burst order is user
selectable, and is determined by sampling the MODE input.
Accesses can be initiated with either the Processor Address
Strobe (ADSP) or the Controller Address Strobe (ADSC).
Address advancement through the burst sequence is
controlled by the ADV input. A two-bit on-chip wraparound
burst counter captures the first address in a burst sequence
and automatically increments the address for the rest of the
burst access.
Byte Write operations are qualified with the Byte Write Enable
(BWE) and Byte Write Select (BW[A:B]) inputs. A Global Write
Enable (GW) overrides all Byte Write inputs and writes data to
all four bytes. All writes are simplified with on-chip
synchronous self-timed Write circuitry.
Three synchronous Chip Selects (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. ADSP is ignored if CE1
is HIGH.
Single Read Accesses
This access is initiated when the following conditions are
satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)
CE1, CE2, CE3 are all asserted active, and (3) the Write
signals (GW, BWE) are all deserted HIGH. ADSP is ignored if
CE1 is HIGH. The address presented to the address inputs (A)
is stored into the address advancement logic and the Address
Register while being presented to the memory array. The
corresponding data is allowed to propagate to the input of the
Output Registers. At the rising edge of the next clock the data
is allowed to propagate through the output register and onto
the data bus within tco if OE is active LOW. The only exception
occurs when the SRAM is emerging from a deselected state
to a selected state, its outputs are always tri-stated during the
first cycle of the access. After the first cycle of the access, the
outputs are controlled by the OE signal. Consecutive single
Read cycles are supported. Once the SRAM is deselected at
clock rise by the chip select and either ADSP or ADSC signals,
its output will tri-state immediately.
Single Write Accesses Initiated by ADSP
This access is initiated when both of the following conditions
are satisfied at clock rise: (1) ADSP is asserted LOW, and
(2) CE1, CE2, CE3 are all asserted active. The address
presented to A is loaded into the address register and the
address advancement logic while being delivered to the
memory array. The Write signals (GW, BWE, and BW[A:B]) and
ADV inputs are ignored during this first cycle.
ADSP-triggered Write accesses require two clock cycles to
complete. If GW is asserted LOW on the second clock rise, the
data presented to the DQ inputs is written into the corre-
sponding address location in the memory array. If GW is HIGH,
then the Write operation is controlled by BWE and BW[A:B]
signals. The CY7C1327G provides Byte Write capability that
is described in the Write Cycle Descriptions table. Asserting
the Byte Write Enable input (BWE) with the selected Byte
Write (BW[A:B]) input, will selectively write to only the desired
bytes. Bytes not selected during a Byte Write operation will
remain unaltered. A synchronous self-timed Write mechanism
has been provided to simplify the Write operations.
Because the CY7C1327G is a common I/O device, the Output
Enable (OE) must be deserted HIGH before presenting data
to the DQ inputs. Doing so will tri-state the output drivers. As
a safety precaution, DQs are automatically tri-stated whenever
a Write cycle is detected, regardless of the state of OE.
Single Write Accesses Initiated by ADSC
ADSC Write accesses are initiated when the following condi-
tions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is
deserted HIGH, (3) CE1, CE2, CE3 are all asserted active, and
(4) the appropriate combination of the Write inputs (GW, BWE,
and BW[A:B]) are asserted active to conduct a Write to the
desired byte(s). ADSC-triggered Write accesses require a
single clock cycle to complete. The address presented to A is
loaded
into
the
address
register
and
the
address
advancement logic while being delivered to the memory array.
The ADV input is ignored during this cycle. If a global Write is
conducted, the data presented to DQ is written into the corre-
sponding address location in the memory core. If a Byte Write
is conducted, only the selected bytes are written. Bytes not
selected during a Byte Write operation will remain unaltered.
A synchronous self-timed Write mechanism has been
provided to simplify the Write operations.
Because the CY7C1327G is a common I/O device, the Output
Enable (OE) must be deserted HIGH before presenting data
to the DQ inputs. Doing so will tri-state the output drivers. As
a safety precaution, DQs are automatically tri-stated whenever
a Write cycle is detected, regardless of the state of OE.
Burst Sequences
The CY7C1327G provides a two-bit wraparound counter, fed
by A1, A0, that implements either an interleaved or linear burst
sequence. The interleaved burst sequence is designed specif-
ically to support Intel Pentium applications. The linear burst
sequence is designed to support processors that follow a
linear burst sequence. The burst sequence is user selectable
through the MODE input.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both Read and Write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CE
1, CE2, CE3, ADSP, and ADSC must
remain inactive for the duration of tZZREC after the ZZ input
returns LOW.


Similar Part No. - CY7C1327G-225BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1327G-200AXC CYPRESS-CY7C1327G-200AXC Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
CY7C1327G-200AXI CYPRESS-CY7C1327G-200AXI Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
CY7C1327G-200BGC CYPRESS-CY7C1327G-200BGC Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
CY7C1327G-200BGI CYPRESS-CY7C1327G-200BGI Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
CY7C1327G-200BGXC CYPRESS-CY7C1327G-200BGXC Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
More results

Similar Description - CY7C1327G-225BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1327G CYPRESS-CY7C1327G_06 Datasheet
373Kb / 18P
   4-Mbit (256K x 18) Pipelined Sync SRAM
CY7C1328G CYPRESS-CY7C1328G Datasheet
379Kb / 16P
   4-Mbit (256K x 18) Pipelined DCD Sync SRAM
CY7C1327F CYPRESS-CY7C1327F Datasheet
572Kb / 17P
   4-Mb (256K x 18) Pipelined Sync SRAM
CY7C1328F CYPRESS-CY7C1328F Datasheet
341Kb / 17P
   4-Mb (256K x 18) Pipelined DCD Sync SRAM
CY7C1364C CYPRESS-CY7C1364C Datasheet
399Kb / 18P
   9-Mbit (256K x 32) Pipelined Sync SRAM
CY7C1366C CYPRESS-CY7C1366C_06 Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366C CYPRESS-CY7C1366C Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1327G CYPRESS-CY7C1327G_13 Datasheet
779Kb / 23P
   4-Mbit (256 K x 18) Pipelined Sync SRAM
CY7C1325G CYPRESS-CY7C1325G Datasheet
337Kb / 16P
   4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1368C CYPRESS-CY7C1368C Datasheet
402Kb / 18P
   9-Mbit (256K x 32) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com