Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYNSE70032 Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CYNSE70032
Description  Network Search Engine
Download  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYNSE70032 Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CYNSE70032 Datasheet HTML 7Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 8Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 9Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 10Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 11Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 12Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 13Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 14Page - Cypress Semiconductor CYNSE70032 Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 126 page
background image
CYNSE70032
Document #: 38-02042 Rev. *E
Page 11 of 126
4.4
Pipeline and SRAM Control
Pipeline latency is added to give enough time to a cascaded system’s arbitration logic to determine the device that will drive the
index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV
signals in order to align them to the host ASIC that receives the associated data.
4.5
Full Logic
Bit[0] in each of the 68-bit entries has a special purpose for the Learn command (0 = empty, 1 = full). When all the data entries
have bit[0] set to 1, the database asserts the FULL flag, indicating that all the search engines in the depth-cascaded array are full.
5.0
Signal Descriptions
Table 5-1 lists and describes all CYNSE70032 signals.
Table 5-1. CYNSE70032 Signal Description
Parameter
Type[1]
Description
Clocks and Reset
CLK2X
I
Master Clock. CYNSE70032 samples all the data and control pins on the positive edge
of CLK2X. All signals are driven out of the device on the rising edge of CLK2X (when
PHS_L is low).
PHS_L
I
Phase. This signal runs at half the frequency of CLK2X and generates an internal clock
from CLK2X. See Section 6.0, “Clocks” on page 13.
RST_L
I
Reset. Driving RST_L low initializes the device to a known state.
Command and DQ Bus
CMD[8:0]
I
Command Bus. [1:0] specifies the command and [8:2] contains the command param-
eters. The descriptions of individual commands explains the details of the parameters.
The encoding of commands based on the [1:0] field are:
00: PIO Read
01: PIO Write
10: Search
11: Learn.
CMDV
I
Command Valid. This signal qualifies the command bus:
0: No command
1: Command.
DQ[67:0]
I/O
Address/Data Bus. This signal carries the Read and Write address and data during
register, data, and mask array operations. It carries the compare data during Search
operations. It also carries the SRAM address during SRAM PIO accesses.
ACK[2]
T
Read Acknowledge. This signal indicates that valid data is available on the DQ bus
during register, data, and mask array Read operations, or that the data is available on the
SRAM data bus during SRAM Read operations.
EOT[2]
T
End of Transfer. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
SSF
T
Search Successful Flag. When asserted, this signal indicates that the device is the
global winner in a Search operation.
SSV
T
Search Successful Flag Valid. When asserted, this signal qualifies the SSF signal.
SRAM Interface
SADR[21:0]
T
SRAM Address. This bus contains address lines to access off-chip SRAMs that contain
associative data. See Table 15-1 for the details of the generated SRAM address. In a
database of multiple CYNSE70032 devices, each corresponding bit of the SRAM address
from all cascaded devices must be connected.
CE_L
T
SRAM Chip Enable. This is the chip-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, CE_L of all cascaded devices must be connected. This
signal is then driven by only one of the devices.
WE_L
T
SRAM Write Enable. This is the write-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, WE_L of all cascaded devices must be connected
together. This signal is then driven by only one of the devices.
Notes:
1.
I = Input only, I/O = Input or Output, O = Output only, T = three-state output.
2.
ACK and EOT require a weak external pull-down such as 47K
Ω or 100KΩ.


Similar Part No. - CYNSE70032

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYNSE70064A CYPRESS-CYNSE70064A Datasheet
3Mb / 127P
   Search Engine
CYNSE70064A-50BGC CYPRESS-CYNSE70064A-50BGC Datasheet
3Mb / 127P
   Search Engine
CYNSE70064A-66BGC CYPRESS-CYNSE70064A-66BGC Datasheet
3Mb / 127P
   Search Engine
CYNSE70064A-83BGC CYPRESS-CYNSE70064A-83BGC Datasheet
3Mb / 127P
   Search Engine
More results

Similar Description - CYNSE70032

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
75K62100 IDT-75K62100 Datasheet
56Kb / 3P
   NETWORK SEARCH ENGINE
75K72100_0509 IDT-75K72100_0509 Datasheet
440Kb / 3P
   Network Search Engine
75K62100_0509 IDT-75K62100_0509 Datasheet
441Kb / 3P
   NETWORK SEARCH ENGINE
logo
Cypress Semiconductor
CYNSE10512 CYPRESS-CYNSE10512 Datasheet
6Mb / 153P
   Ayama??10000 Network Search Engine
logo
Integrated Device Techn...
75N42102 IDT-75N42102 Datasheet
430Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
IDT75K72100 IDT-IDT75K72100 Datasheet
62Kb / 3P
   Network Search Engine 256K x 72 Entries
75N43102 IDT-75N43102_05 Datasheet
430Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
75N43102 IDT-75N43102 Datasheet
42Kb / 4P
   NETWORK SEARCH ENGINE 32K x 72 Entries
IDT75P42100 IDT-IDT75P42100 Datasheet
67Kb / 3P
   NETWORK SEARCH ENGINE 32K x 72 Entries
75P52100 IDT-75P52100 Datasheet
436Kb / 3P
   NETWORK SEARCH ENGINE 64K x 72 Entries
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com