Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PLL501-21 Datasheet(PDF) 4 Page - PhaseLink Corporation

Part No. PLL501-21
Description  VCXO Clock Generator IC
Download  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PLL [PhaseLink Corporation]
Homepage  http://www.phaselink.com
Logo 

PLL501-21 Datasheet(HTML) 4 Page - PhaseLink Corporation

   
Zoom Inzoom in Zoom Outzoom out
 4 / 5 page
background image
PLL501-21/23
VCXO Clock Generator IC
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 01/15/01 Page 4
3. AC Electrical Specifications
PARAMETERS
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input Crystal Frequency
13.5
MHz
Input Crystal Accuracy
±30
ppm
Output Clock Rise Time
tr
0.8V ~ 2.0V
1.5
ns
Output Clock Fall Time
tf
2.0V ~ 0.8V
1.5
ns
Output Clock Duty Cycle
Measured @ 1.4V
45
50
55
%
Max Absolute Jitter
Short Term
100
ps
Short Circuit Current
±50
mA
CLK output pullability
0V
≤VIN≤3.3V
±100
ppm
4. Voltage Control Crystal Oscillator
PARAMETERS
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
PLL Stabilization Time *
TPLLSTB
From VCXO stable
500
us
VCXO Stabilization Time *
TVCXOSTB
From power valid
10
ms
Output Frequency Synthesis
Error
(Unless otherwise noted in
Frequency Table)
±30
ppm
Crystal Resonator
Frequency
fXTAL
Parallel Fundamental
Mode
10
13.5
15
MHz
Crystal Loading
Capacitance
CL(xtal)
VXTUNE=1.65V
14
pF
Crystal Resonator Motional
Capacitance
C1(xtal)
At cut
25
fF
VCXO Tuning Range
fXTA = 13.5MHz;
CL=14pF; CMOT=25fF
200
ppm
VCXO Tuning Characteristic
100
ppm/V
Note: Parameters denoted with an asterisk ( * ) represent nominal characterization data and are not production tested to any specific limits.
External Components
The PLL501-21/23 requires a minimum number of external components for proper operation. A
decoupling capacitor of 0.01
µF should be connected between VDD and GND on pin2 and 4, as close to
the PLL501-21/23 as possible. A series termination resistor of 33
Ω may be used for the clock output.
The input crystal must be connected as close to the chip as possible. The input crystal should be a
parallel mode, pullable, AT cut, 13.5MHz, with 14pF load capacitance and a C0/C1 ratio of maximum
250. Consult PhaseLink for recommended suppliers.


Html Pages

1  2  3  4  5 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
FS6128-07PLL Clock Generator IC with VCXO 1 2 3 4 5 MoreList of Unclassifed Manufacturers
T7322727 MHz VCXO Clock Generator IC 1 2 3 4 5 List of Unclassifed Manufacturers
CY241V08A-05MPEG Clock Generator with VCXO 1 2 3 4 5 MoreCypress Semiconductor
FS6209DUAL PLL VCXO CLOCK GENERATOR IC 1 2 3 4 5 MoreList of Unclassifed Manufacturers
CY2412MPEG Clock Generator with VCXO 1 2 3 4 5 MoreCypress Semiconductor
CY241V08A-41MPEG Clock Generator with VCXO 1 2 3 4 5 MoreCypress Semiconductor
BU2365FVClock Generator With Built-in VCXO 1 2 3 4 5 MoreRohm
FS6127VCXO CLOCK GENERATOR IC 1 2 3 4 5 MoreList of Unclassifed Manufacturers
PLL501-01VCXO Clock Generator IC 1 2 3 4 5 MorePhaseLink Corporation
FS6128-04PLL CLOCK GENERATOR IC WITH VCXO 1 2 3 4 5 MoreList of Unclassifed Manufacturers

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn