![]() |
Electronic Components Datasheet Search |
|
PLL701-26 Datasheet(PDF) 3 Page - PhaseLink Corporation |
|
PLL701-26 Datasheet(HTML) 3 Page - PhaseLink Corporation |
3 / 4 page ![]() PLL701-26 Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 08/12/04 Page 3 3. Timing Characteristics PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Input Frequency FIN 33 90 MHz Rise Time Tr Measured at 0.8V ~ 2.0V @ 3.3V 0.8 0.95 1.1 ns Fall Time Tf Measured at 2.0V ~ 0.8V @ 3.3V 0.78 0.85 0.9 ns Output Duty Cycle DT 45 50 55 % Input to Output Delay 2 4 ns Cycle to Cycle Jitter Tcyc-cyc Over output frequency range @ 3.3V 100 ps |
Similar Part No. - PLL701-26 |
|
Similar Description - PLL701-26 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |