Electronic Components Datasheet Search |
|
GS84118T-150 Datasheet(PDF) 7 Page - GSI Technology |
|
GS84118T-150 Datasheet(HTML) 7 Page - GSI Technology |
7 / 30 page Rev: 1.05 7/2001 7/30 © 1999, Giga Semiconductor, Inc. Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS84118T/B-166/150/130/100 Mode Pin Function LBO Function L Linear Burst H or NC Interleaved Burst FT Function L Flow Through H or NC Pipeline Power Down Control Note: There are pull up devices on LBO and FT pins and pull down device on ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables. ZZ Function L or NC Active H Standby, IDD = ISB Linear Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00 01 10 11 2nd address 01 10 11 00 3rd address 10 11 00 01 4th address 11 00 01 10 Interleaved Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00 01 10 11 2nd address 01 00 11 10 3rd address 10 11 00 01 4th address 11 10 01 00 Byte Write Function Note: H = logic high, L = logic low, NC = no connect Function GW BWE BW1 BW2 Read H H X X Read H L H H Write all bytes L X X X Write all bytes H L L L Write byte 1 H L L H Write byte 2 H L H L |
Similar Part No. - GS84118T-150 |
|
Similar Description - GS84118T-150 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |