Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN74LVT8980A Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # SN74LVT8980A
Description  EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTER WITH 8-BIT GENERIC HOST INTERFACES
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74LVT8980A Datasheet(HTML) 2 Page - Texas Instruments

  SN74LVT8980A Datasheet HTML 1Page - Texas Instruments SN74LVT8980A Datasheet HTML 2Page - Texas Instruments SN74LVT8980A Datasheet HTML 3Page - Texas Instruments SN74LVT8980A Datasheet HTML 4Page - Texas Instruments SN74LVT8980A Datasheet HTML 5Page - Texas Instruments SN74LVT8980A Datasheet HTML 6Page - Texas Instruments SN74LVT8980A Datasheet HTML 7Page - Texas Instruments SN74LVT8980A Datasheet HTML 8Page - Texas Instruments SN74LVT8980A Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 35 page
background image
SN54LVT8980A, SN74LVT8980A
EMBEDDED TEST BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8BIT GENERIC HOST INTERFACES
SCBS755B − APRIL 2002 − REVISED MARCH 2004
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
The eTBCs master all TAP signals required to support one 4- or 5-wire IEEE Std 1149.1 serial test bus: test clock
(TCK), test mode select (TMS), test data input (TDI), test data output (TDO), and test reset (TRST). All such
signals can be connected directly to the associated target IEEE Std 1149.1 devices without need for additional
logic or buffering. However, as well as being directly connected, the TMS, TDI, and TDO signals can be
connected to distant target IEEE Std 1149.1 devices via a pipeline, with a retiming delay of up to 15 TCK cycles;
the eTBCs automatically handle all associated serial-data justification.
Conceptually,
the
eTBCs
operate
as
simple
8-bit
memory-
or
I/O-mapped
peripherals
to
a
microprocessor/microcontroller (host). High-level commands and parallel data are passed to/from the eTBCs
via their generic host interface, which includes an 8-bit data bus (D7−D0) and a 3-bit address bus (A2−A0).
Read/write select (R/W) and strobe (STRB) signals are implemented so that the critical host-interface timing
is independent of the CLKIN period. An asynchronous ready (RDY) indicator is provided to hold off, or insert
wait states into, a host read/write cycle when the eTBCs cannot respond immediately to the requested
read/write operation.
High-level commands are issued by the host to cause the eTBCs to generate the TMS sequences necessary
to move the test bus from any stable TAP-controller state to any other such stable state, to scan instruction or
data through test registers in target devices, and/or to execute instructions in the Run-Test/Idle TAP state. A
32-bit counter can be programmed to allow a predetermined number of scan or execute cycles.
During scan operations, serial data that appears at the TDI input is transferred into a serial to 4
× 8-bit-parallel
first-in/first-out (FIFO) read buffer, which then can be read by the host to obtain the return serial-data stream
up to eight bits at a time. Serial data that is to be transmitted from the TDO output is written by the host, up to
eight bits at a time, to a 4
× 8-bit parallel-to-serial FIFO write buffer.
In addition to such simple state-movement, scan, and run-test operations, the eTBCs support several additional
commands that provide for input-only scans, output-only scans, recirculate scans (in which TDI is mirrored back
to TDO), and a scan mode that generates the protocols used to support multidrop TAP configurations using TI’s
addressable scan port. Two loopback modes also are supported that allow the microprocessor/microcontroller
host to monitor the TDO or TMS data streams output by the eTBCs.
The eTBCs’ flexible clocking architecture allows the user to choose between free-running (in which the TCK
always follows CLKIN) and gated modes (in which the TCK output is held static except during state-move,
run-test, or scan cycles) as well as to divide down TCK from CLKIN. A discrete mode also is available in which
the TAP is driven strictly by read/write cycles under full control of the microprocessor/microcontroller host.
These features ensure that virtually any IEEE Std 1149.1 target device or device chain can be serviced by the
eTBCs, even where such may not fully comply to IEEE Std 1149.1.
While most operations of the eTBCs are synchronous to CLKIN, a test-output enable (TOE) is provided for
output control of the TAP outputs, and a reset (RST) input is provided for hardware reset of the eTBCs. The
former can be used to disable the eTBCs so that an external controller can master the associated IEEE Std
1149.1 test bus.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
−40
°C to 85°C
SOIC − DW
Tube
SN74LVT8980ADW
LVT8980A
−40
°C to 85°C
SOIC − DWR
Tape and reel
SN74LVT8980ADWR
LVT8980A
CDIP − JT
Tube
SNJ54LVT8980AJT
SNJ54LVT8980AJT
−55
°C to 125°C
CFP − W
Tube
SNJ54LVT8980AW
SNJ54LVT8980AW
−55 C to 125 C
LCCC − FK
Tube
SNJ54LVT8980AFK
SNJ54LVT8980AFK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.


Similar Part No. - SN74LVT8980A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74LVT8980A TI1-SN74LVT8980A Datasheet
871Kb / 38P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS
SN74LVT8980A-EP TI1-SN74LVT8980A-EP Datasheet
828Kb / 37P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLER IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN74LVT8980ADW TI1-SN74LVT8980ADW Datasheet
871Kb / 38P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS
SN74LVT8980ADWR TI1-SN74LVT8980ADWR Datasheet
871Kb / 38P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS
SN74LVT8980ADWRG4 TI1-SN74LVT8980ADWRG4 Datasheet
871Kb / 38P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS
More results

Similar Description - SN74LVT8980A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54LVT8980 TI-SN54LVT8980_06 Datasheet
576Kb / 37P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN54LVT8980 TI-SN54LVT8980 Datasheet
495Kb / 34P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN74LVT8980A-EP TI1-SN74LVT8980A-EP Datasheet
828Kb / 37P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLER IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN54ACT8990 TI-SN54ACT8990_07 Datasheet
308Kb / 15P
[Old version datasheet]   TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
SN54ACT8990 TI-SN54ACT8990 Datasheet
305Kb / 15P
[Old version datasheet]   TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
SN54ABT8996 TI-SN54ABT8996 Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ACT8999 TI1-SN54ACT8999 Datasheet
435Kb / 29P
[Old version datasheet]   SCAN-PATH SELECTORS WITH 8-BIT BIDIRECTIONAL DATA BUSES SCAN-CONTROLLED IEEE STD 1149.1 (JTAG) TAP MULTIPLEXERS
SN54ABT8996 TI1-SN54ABT8996_15 Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
logo
Xilinx, Inc
XQ18V04 XILINX-XQ18V04_03 Datasheet
155Kb / 15P
   IEEE Std 1149.1 boundary-scan (JTAG) support
logo
Texas Instruments
SN54ACT8997 TI-SN54ACT8997 Datasheet
335Kb / 28P
[Old version datasheet]   SCAN-PATH LINKERS WITH 4-BIT IDENTIFICATION BUSES SCAN-CONTROLLED IEEE STD 1149.1 JTAG TAP CONCATENATORS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com