Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M5M5W816WG Datasheet(PDF) 5 Page - Renesas Technology Corp

Part No. M5M5W816WG
Description  8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo 

M5M5W816WG Datasheet(HTML) 5 Page - Renesas Technology Corp

 
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
M5M5W816WG - 55HI, 70HI, 85HI
2002.04.18
Ver. 6.0
8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM
MITSUBISHI LSIs
AC ELECTRICAL CHARACTERISTICS
(Vcc=2.7 ~ 3.6V, unless otherwise noted)
Input rise time and f all time
Ref erence lev el
Output loads
2.7 ~3.6V
VIH=2.4V, VIL=0.4V
Transition is measured ±200mV from
steady state voltage.(for ten,tdis)
5ns
Fig.1,CL=30pF
CL=5pF (for ten,tdis)
(1) TEST CONDITIONS
Supply v oltage
Input pulse
1TTL
CL
DQ
Fig.1 Output load
Including scope and
jig capacitance
tCR
ns
ta(S1)
ta(OE)
tdis(S1)
tdis(OE)
ten(S1)
ten(OE)
tV(A)
ta(A)
ns
ns
ns
ns
ns
ns
ns
ns
ta(BC1)
ta(BC2)
tdis(BC1)
tdis(BC2)
ten(BC1)
ten(BC2)
ns
ns
ns
ns
ns
ns
85
10
45
85
85
85
85
30
30
30
30
5
5
5
10
ta(S2)
ns
85
ten(S2)
ns
10
tdis(S2)
ns
30
4
tsu(A-WH)
tCW
tw(W)
tsu(A)
tsu(S1)
tsu(D)
th(D)
trec(W)
tdis(W)
tdis(OE)
ten(W)
ten(OE)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tsu(BC1)
tsu(BC2)
30
30
tsu(S2)
ns
85
60
0
70
70
70
70
45
0
0
70
5
5
Symbol
Parameter
Read cy cle time
Limits
Address access time
Chip select 1 access time
Chip select 2 access time
By te control 1 access time
By te control 2 access time
Output enable access time
Output disable time aft er S2 low
Output disable time aft er S1# high
Output disable time aft er BC1# high
Max
Min
Units
(2) READ CYCLE
Output disable time aft er BC2# high
Output disable time aft er OE# high
Output enable time af ter S1# low
Output enable time af ter S2 high
Output enable time af ter BC1# low
Output enable time af ter BC2# low
Output enable time af ter OE# low
Data v alid time after address
(3) WRITE CYCLE
Units
Write cy cle time
Write pulse width
Address setup time
Address setup time with respect to W#
By te control 1 setup time
By te control 2 setup time
Chip select 1 setup time
Chip select 2 setup time
Data setup time
Data hold time
Write recov ery time
Output disable time f rom W# low
Output disable time f rom OE# high
Output enable time f rom W# high
Output enable time f rom OE# low
Symbol
Parameter
VOH=VOL=1.5V
85HI
70
10
35
70
70
70
70
25
25
25
25
5
5
5
10
70
10
25
Max
Min
70HI
Limits
Max
Min
85HI
Max
Min
70HI
25
25
70
55
0
65
65
65
65
35
0
0
65
5
5
55
10
30
55
55
55
55
20
20
20
20
5
5
5
10
55
10
20
Max
Min
55HI
50
45
0
50
50
50
0
0
20
5
50
5
30
Max
Min
55HI
20
55


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn