Electronic Components Datasheet Search |
|
UPD160083NL Datasheet(PDF) 4 Page - NEC |
|
UPD160083NL Datasheet(HTML) 4 Page - NEC |
4 / 22 page Preliminary Product Information S16450EJ1V0PM00 4 µ PD160083 3. PIN FUNCTIONS (1/2) Pin Symbol Pin Name I/O Description S1 to S480 Driver Output The D/A converted 256-gray-scale analog voltage is output. D00P to D03P, D00N to D03N D10P to D13P, D10N to D13N D20P to D23P, D20N to D23N Display data (RSDS) Input The display data is input with a width of 12 bits by double edge, viz., the gray scale data (8 bits) by 3 dots (1 pixel). R,/L (CMOS) Shift direction control Input These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R,/L = H (VDD1 level): STHR input, S1 → S480, STHL output R,/L = L (VSS1 level): STHL input, S480 → S1, STHR output STHR (CMOS) Right shift start pulse I/O R,/L = H (VDD1 level): Becomes the start pulse input pin. R,/L = L (VSS1 level): Becomes the start pulse output pin. STHL (CMOS) Left shift start I/O R,/L = H (VDD1 level): Becomes the start pulse output pin. R,/L = L (VSS1 level): Becomes the start pulse input pin. CLKP, CLKN (RSDS) Shift clock Input Refers to the shift register’s shift clock input. The display data is incorporated into the data register at both of rising and falling edge. At the falling edge of the 160th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. STB (CMOS) Latch Input The contents of the data register are transferred to the latch circuit at the rising edge. And the output timing and output short function are controlled by MODE1 to MODE3. Please refer to 8. RELATIONSHIP BETWEEN STB, POL, MODE1 to MODE3 AND OUTPUT WAVEFORM for more detail. It is necessary to ensure input of one pulse per horizontal period. POL (CMOS) Polarity Input POL = H (VDD1 level): The S2n–1 output uses V0-V8 as the reference supply. The S2n output uses V9-V17 as the reference supply. POL = L (VSS1 level): The S2n–1 output uses V9-V17 as the reference supply. The S2n output uses V0-V8 as the reference supply. S2n-1 indicates the odd output: and S2n indicates the even output. Input of the POL signal is allowed the setup time (tPOL-STB) with respect to STB’s rising edge. INV (CMOS) Data inversion Input Data inversion can invert when display data is loaded. INV = H (VDD1 level): Data inversion loads display data after inverting it. INV = L (VSS1 level): Data inversion does not invert input data. Please input DC signal. For details, refer to 6. DATA INVERSION. LPC Low power control Input LPC = L or open: Normal mode (default) LPC = H: Low power mode (35% lower than noamal mode) This pin is pulled down to the VSS1D inside the IC. This pin controls the output short function. MODE1 MODE2 MODE3 Output Short Remark H or open X X Non-active Output short circuit OFF H or open X Active During STB = H H or open H or open During 34 CLK after STB falling L L L L During 68 CLK after STB falling MODE1 to MODE3 Output short contro Input Remark X: H or L Output short function works only when POL signal is changed from previous line. This pin is pulled up to VDD1D inside the IC. |
Similar Part No. - UPD160083NL |
|
Similar Description - UPD160083NL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |