Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

IDT82V1054A Datasheet(PDF) 1 Page - Integrated Device Technology

Part No. IDT82V1054A
Description  QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE
Download  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo 

IDT82V1054A Datasheet(HTML) 1 Page - Integrated Device Technology

 
Zoom Inzoom in Zoom Outzoom out
 1 / 42 page
background image
1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
2004 Integrated Device Technology, Inc.
JULY 19, 2004
DSC-6223/4
FEATURES
• 4-channel CODEC with on-chip digital filters
• Software selectable A/µ-law, linear code conversion
• Meets ITU-T G.711 - G.714 requirements
• Programmabledigitalfiltersadaptingtosystemdemands:
- AC impedance matching
- Transhybrid balance
- Frequency response correction
- Gain setting
• Supports two programmable PCM buses
• Flexible PCM interface with up to 128 programmable time slots,
data rate from 512 kbits/s to 8.192 Mbits/s
• MPI control interface
• Broadcast mode for coefficient setting
• 7 SLIC signaling pins (including 2 debounced pins) per channel
• Fast hardware ring trip mechanism
• 2 programmable tone generators per channel for testing,
ringing and DTMF generation
• Two programmable chopper clocks
• Master clock frequency selectable: 1.536 MHz, 1.544 MHz, 2.048
MHz, 3.072 MHz, 3.088 MHz, 4.096 MHz, 6.144 MHz, 6.176 MHz or
8.192 MHz
• Advanced test capabilities:
- 3 analog loopback tests
- 5 digital loopback tests
- Level metering function
• High analog driving capability (300
Ω AC)
• 3 V digital I/O with 5 V tolerance
• CODEC identification
• +3.3 V single power supply
• Low power consumption
• Operating temperature range: -40
°C to +85°C
• Package available: 64 Pin TQFP
FUNCTIONAL BLOCK DIAGRAM
Filter and A/D
D/A and Filter
SLIC Signaling
CH1
VIN1
VOUT1
2 Inputs
3 I/Os
2 Outputs
CH2
DSP
Core
CH4
General Control
Logic
PLL and Clock
Generation
PCM Interface
RESET INT12
DR2
DX1
MCLK
CHCLK1
CHCLK2
FS BCLK
Filter and A/D
D/A and Filter
SLIC Signaling
CH3
2 Inputs
3 I/Os
2 Outputs
VIN3
VOUT3
MPI Interface
CCLK
CI CO
CS
INT34
TSX2
TSX1
DR1
DX2
QUAD PROGRAMMABLE PCM
CODEC WITH MPI INTERFACE
IDT82V1054A


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn