Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

TMS320AV7110 Datasheet(PDF) 6 Page - Texas Instruments

Part No. TMS320AV7110
Description  Integrated Digital Set-top Box Decoder Functional Specification
Download  131 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TMS320AV7110 Datasheet(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 6 / 131 page
background image
DSP
TMS320AV7110
Revision 3.1
10/08/99 22:18
Page 6
List of Figures
FIGURE 1. THE ‘AV7110 BLOCK DIAGRAM.................................................................................................. 12
FIGURE 2. THE ‘AV7110 MEMORY MAP...................................................................................................... 13
FIGURE 3. SOFTWARE BLOCK DIAGRAM ........................................................................................................ 15
FIGURE 4. ARM CORE DATA PATH .............................................................................................................. 17
FIGURE 5. TRAFFIC CONTROLLER DATA FLOW ............................................................................................. 18
FIGURE 6. DEFAULT MEMORY ALLOCATION OF SDRAM (NTSC) ............................................................... 20
FIGURE 7. DEFAULT MEMORY ALLOCATION OF SDRAM (PAL).................................................................. 21
FIGURE 8. EXAMPLE CIRCUIT FOR 27 MHZ CLOCK GENERATION................................................................. 26
FIGURE 9. FEC INPUT INTERFACE TO TPP TIMING....................................................................................... 27
FIGURE 10: HARDWARE FILTER LAYOUT ........................................................................................................ 28
FIGURE 11. DISPLAY FORMATS FOR THE ‘AV7110 ....................................................................................... 36
FIGURE 12. OSD MODULE BLOCK DIAGRAM ............................................................................................... 42
FIGURE 13. USING THE OSD_ACTIVE SIGNAL FOR EXTERNAL ANALOG VIDEO ......................................... 45
FIGURE 14. OSD OUTPUT CHANNELS MATRIX............................................................................................. 46
FIGURE 15. EXTERNAL INSERTION OF TELETEXT SIGNAL.............................................................................. 49
FIGURE 16. DIGITAL VIDEO OUTPUT TIMING ................................................................................................. 50
FIGURE 17. PCM OUTPUT TIMING (16-BIT PCM FORMAT)........................................................................... 54
FIGURE 18. PTS TRACKING DIAGRAM........................................................................................................... 58
FIGURE 19. EXAMPLES OF DRAM CONNECTIONS TO 16-BIT AND 32-BIT EXTENSION BUSSES ....................... 63
FIGURE 20. BYTE ORDERING ON THE EXTENSION BUS .................................................................................. 64
FIGURE 21. FUNCTIONAL BLOCK DIAGRAM OF HIGH SPEED DATA INTERFACE............................................ 66
FIGURE 22. 1394 INTERFACE ........................................................................................................................ 66
FIGURE 23. 1394 INTERFACE READ SEQUENCE ............................................................................................ 68
FIGURE 24. 1394 INTERFACE WRITE SEQUENCE........................................................................................... 68
FIGURE 25. 1394 DATA FLOW BLOCK DIAGRAM .......................................................................................... 69
FIGURE 26. INTERFACING THE ‘AV7110 TO A SCSI CHIP ............................................................................. 70
FIGURE 27. PROGRAMMABLE DELAY FOR REGISTER ACCESSES ON THE EDMA PORT ................................. 71
FIGURE 28. PROGRAMMABLE DELAY FOR DMA ACCESSES ON THE EDMA PORT ........................................ 72
FIGURE 29. INTERFACING THE ‘AV7110 TO AN IEEE-1284 BUS................................................................... 72
FIGURE 30. COMBINED MPEG2LYNX, 1284 AND SCSI CONTROLLER .......................................................... 74
FIGURE 31. THE ‘AV7110’S INTERFACE TO TWO SMART CARDS ................................................................ 76
FIGURE 32. READ ACCESS FROM DRAM..................................................................................................... 109
FIGURE 33. WRITE ACCESS FROM DRAM ................................................................................................... 109
FIGURE 34. READ-MODIFY-WRITE ACCESS FOR 32 BIT DRAM .................................................................. 110
FIGURE 35. READ-MODIFY-WRITE ACCESS FOR 32 BIT DRAM .................................................................. 110
FIGURE 36. CAS BEFORE RAS DRAM REFRESH TIMING ........................................................................... 111
FIGURE 37. EXTENSION BUS SINGLE ACCESS READ TIMING (4 WAIT STATES)........................................... 111
FIGURE 38. EXTENSION BUS WRITE TIMING (4 WAIT STATES)................................................................... 112
FIGURE 39. EXTENSION BUS TIMING FOR MULTI-ACCESS MODE (3 WAIT STATES) .................................... 112
FIGURE 40. READ WITH EXTWAIT ACTIVE................................................................................................ 113
FIGURE 41. WRITE WITH EXTWAIT ACTIVE .............................................................................................. 114
FIGURE 42. SDRAM READ CYCLE ............................................................................................................. 115
FIGURE 43. SDRAM WRITE CYCLE ........................................................................................................... 116
FIGURE 44. SDRAM MULTI READ CYCLE.................................................................................................. 117
FIGURE 45. SDRAM MULTI WRITE CYCLE ................................................................................................ 118
FIGURE 46. SUCCESSIVE SDRAM OPERATIONS ......................................................................................... 119
FIGURE 47. VARIS CODE OUTPUT TIMING ................................................................................................ 121
FIGURE 48. DIGITAL VIDEO OUTPUT TIMING ............................................................................................... 122
FIGURE 49. 1394 READ CYCLE TIMING ...................................................................................................... 123
FIGURE 50. 1394 WRITE CYCLE TIMING...................................................................................................... 124
FIGURE 51. EXTERNAL DMA CYCLE TIMING .............................................................................................. 125
FIGURE 52. EXTERNAL DMA “REGISTER ACCESS” TIMING ........................................................................ 126
FIGURE 53. INPUT INTERFACE TIMINGS ...................................................................................................... 127


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn