Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX1363 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. MAX1363
Description  4-Channel, 12-Bit System Monitors with Programmable Trip Window and SMBus Alert Response
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX1363 Datasheet(HTML) 5 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
4-Channel, 12-Bit System Monitors with Programmable
Trip Window and SMBus Alert Response
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 2.7V to 3.6V (MAX1363), VDD = 4.5V to 5.5V (MAX1364), VREF = 2.048V (MAX1363), VREF = 4.096V (MAX1364), CREF =
0.1µF, fSCL = 1.7MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Hold Time for START (S)
Condition
tHD, STA
0.6
µs
Low Period of the SCL Clock
tLOW
1.3
µs
High Period of the SCL Clock
tHIGH
0.6
µs
Setup Time for a Repeated
START Condition (Sr)
tSU, STA
0.6
µs
Data Hold Time
tHD, DAT
0
900
ns
Data Setup Time
tSU, DAT
100
ns
Rise Time of Both SDA and SCL
Signals, Receiving
tR
Measured from 0.3VDD to 0.7VDD
0
300
ns
Fall Time of SDA Transmitting
tF
Measured from 0.3VDD to 0.7VDD
0
300
ns
Setup Time for STOP (P)
Condition
tSU, STO
0.6
µs
Capacitive Load for Each Bus
Line
CB
400
pF
Pulse Width of Spike Suppressed
50
ns
TIMING CHARACTERISTICS FOR HIGH-SPEED MODE (CB = 400pF, Figures 1a, 2) (Note 12)
Serial Clock Frequency
fSCLH
(Note 13)
1.7
MHz
Hold Time, Repeated START
Condition (Sr)
tHD, STA
160
ns
Low Period of the SCL Clock
tLOW
(Note 13)
320
ns
High Period of the SCL Clock
tHIGH
120
ns
Setup Time for a Repeated
START Condition (Sr)
tSU, STA
160
ns
Data Hold Time
tHD, DAT
(Note 14)
0
150
ns
Data Setup Time
tSU, DAT
10
ns
Rise Time of SCL Signal, Current
Source Enabled
tRCL
Measured from 0.3VDD to 0.7VDD
20
80
ns
Rise Time of SCL Signal After
Acknowledge Bit
tRCL1
Measured from 0.3VDD to 0.7VDD
20
160
ns
Fall Time of SCL Signal
tFCL
Measured from 0.3VDD to 0.7VDD
20
80
ns
Rise Time of SDA Signal
tRDA
Measured from 0.3VDD to 0.7VDD
20
160
ns
Fall Time of SDA Signal
tFDA
Measured from 0.3VDD to 0.7VDD
20
160
ns
Setup Time for STOP (P)
Condition
tSU, STO
160
ns
Capacitive Load for Each Bus
Line
CB
(Notes 13, 14)
400
pF
Pulse Width of Spike Suppressed
0
10
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn