Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2807 Datasheet(PDF) 6 Page - Analog Devices

Part No. ADN2807
Description  155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADN2807 Datasheet(HTML) 6 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
ADN2807
Rev. A | Page 6 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
TOP VIEW
ADN2807
THRADJ 1
VCC 2
VEE 3
VREF 4
PIN 5
NIN 6
SLICEP 7
SLICEN 8
VEE 9
LOL 10
XO1 11
XO2 12
36 VCC
35 VCC
34 VEE
33 VEE
32 SEL0
31 NC
30 SEL1
29 VEE
28 VCC
27 VEE
26 VCC
25 CF2
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
1
THRADJ
AI
LOS Threshold Setting Resistor.
2, 26, 28, Pad
VCC
P
Analog Supply.
3, 9, 16, 19,
22, 27, 29, 33,
34, 42, 43, 46
VEE
P
Ground.
4
VREF
AO
Internal VREF Voltage. Decouple to GND with a 0.1 µF capacitor.
5
PIN
AI
Differential Data Input.
6
NIN
AI
Differential Data Input.
7
SLICEP
AI
Differential Slice Level Adjust Input.
8
SLICEN
AI
Differential Slice Level Adjust Input.
10
LOL
DO
Loss-of-Lock Indicator. LVTTL active high.
11
XO1
AO
Crystal Oscillator.
12
XO2
AO
Crystal Oscillator.
13
REFCLKN
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
14
REFCLKP
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
15
REFSEL
DI
Reference Source Select. 0 = on-chip oscillator with external crystal. 1 = external clock source, LVTTL.
17
TDINP
AI
Differential Test Data Input. CML.
18
TDINN
AI
Differential Test Data Input. CML.
20, 47
VCC
P
Digital Supply.
21
CF1
AO
Frequency Loop Capacitor.
23
REFSEL1
DI
Reference Frequency Select (See Table 6) LVTTL.
24
REFSEL0
DI
Reference Frequency Select (See Table 6) LVTTL.
25
CF2
AO
Frequency Loop Capacitor.
30
SEL1
DI
Data Rate Select (See Table 5) LVTTL.
31
NC
No Connect.
32
SEL0
DI
Data Rate Select (See Table 5) LVTTL.
35, 36
VCC
P
Output Driver Supply.
37
DATAOUTN
DO
Differential Retimed Data Output. CML.
38
DATAOUTP
DO
Differential Retimed Data Output. CML.
39
SQUELCH
DI
Disable Clock and Data Outputs. Active high. LVTTL.
40
CLKOUTN
DO
Differential Recovered Clock Output. CML.
41
CLKOUTP
DO
Differential Recovered Clock Output. CML.
44
BYPASS
DI
Bypass CDR Mode. Active high. LVTTL.
45
SDOUT
DO
Loss-of-Signal Detect Output. Active high. LVTTL.
48
LOOPEN
DI
Enable Test Data Inputs. Active high. LVTTL.
1Type: P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn