Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1366C-166AXC Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1366C-166AXC
Description  9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1366C-166AXC Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1366C-166AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 14Page - Cypress Semiconductor CY7C1366C-166AXC Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 27 page
background image
PRELIMINARY
CY7C1366C
CY7C1367C
Document #: 38-05542 Rev. *A
Page 11 of 27
Once the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the bound-
ary scan register between the TDI and TDO pins.
PRELOAD allows an initial data pattern to be placed at the
latched parallel outputs of the boundary scan register cells pri-
or to the selection of another boundary scan test operation.
The shifting of data for the SAMPLE and PRELOAD phases
can occur concurrently when required - that is, while data
captured is shifted out, the preloaded data can be shifted in.
BYPASS
When the BYPASS instruction is loaded in the instruction
register and the TAP is placed in a Shift-DR state, the bypass
register is placed between the TDI and TDO balls. The
advantage of the BYPASS instruction is that it shortens the
boundary scan path when multiple devices are connected
together on a board.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
TAP Timing
TAP AC Switching Characteristics Over the operating Range[3, 4]
Parameter
Symbol
Min
Max
Unit
Clock
TCK Clock Cycle Time
tTCYC
50
ns
TCK Clock Frequency
tTF
20
MHz
TCK Clock HIGH time
tTH
25
ns
TCK Clock LOW time
tTL
25
ns
Output Times
TCK Clock LOW to TDO Valid
tTDOV
5ns
TCK Clock LOW to TDO Invalid
tTDOX
0ns
Setup Times
TMS Set-Up to TCK Clock Rise
tTMSS
5ns
TDI Set-Up to TCK Clock Rise
tTDIS
5ns
Capture Set-Up to TCK Rise
tCS
5
Hold Times
TMS hold after TCK Clock Rise
tTMSH
5ns
TDI Hold after Clock Rise
tTDIH
5ns
Capture Hold after Clock Rise
tCH
5ns
t
TL
Test Clock
(TCK)
123456
Test Mode Select
(TMS)
tTH
Test Data-Out
(TDO)
tCYC
Test Data-In
(TDI)
tTMSH
tTMSS
tTDIH
tTDIS
tTDOX
tTDOV
DON’T CARE
UNDEFINED


Similar Part No. - CY7C1366C-166AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1366C-166AXC CYPRESS-CY7C1366C-166AXC Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366C-166AXC CYPRESS-CY7C1366C-166AXC Datasheet
984Kb / 32P
   9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined DCD Sync SRAM
More results

Similar Description - CY7C1366C-166AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1366C CYPRESS-CY7C1366C_06 Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366B CYPRESS-CY7C1366B Datasheet
550Kb / 32P
   9-Mb (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1386D CYPRESS-CY7C1386D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D CYPRESS-CY7C1387D Datasheet
481Kb / 29P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386DV25 CYPRESS-CY7C1386DV25 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C_06 Datasheet
521Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1328G CYPRESS-CY7C1328G Datasheet
379Kb / 16P
   4-Mbit (256K x 18) Pipelined DCD Sync SRAM
CY7C1368C CYPRESS-CY7C1368C Datasheet
402Kb / 18P
   9-Mbit (256K x 32) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com