Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1318BV18-167BZC Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1318BV18-167BZC
Description  18-Mbit DDR-II SRAM 2-Word Burst Architecture
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1318BV18-167BZC Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1318BV18-167BZC Datasheet HTML 1Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 2Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1318BV18-167BZC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 24 page
background image
PRELIMINARY
18-Mbit DDR-II SRAM 2-Word
Burst Architecture
CY7C1316BV18
CY7C1916BV18
CY7C1318BV18
CY7C1320BV18
Cypress Semiconductor Corporation
3901 North First Street
San Jose
, CA 95134
408-943-2600
Document Number: 38-05621 Rev. **
Revised July 26, 2004
Features
• 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
• 250-MHz clock for high bandwidth
• 2-Word burst for reducing address bus frequency
• Double Data Rate (DDR) interfaces
(data transferred at 500 MHz) @ 250 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two output clocks (C and C) account for clock skew
and flight time mismatching
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Synchronous internally self-timed writes
• 1.8V core power supply with HSTL inputs and outputs
• Variable drive HSTL output buffers
• Expanded HSTL output voltage (1.4V–VDD)
• 15 x 17 x 1.4 mm 1.0-mm pitch fBGA package,
165 ball (11x15 matrix)
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1316BV18 – 2M x 8
CY7C1916BV18 – 2M x 9
CY7C1318BV18 – 1M x 18
CY7C1320BV18 – 512K x 36
Functional Description
The CY7C1316BV18, CY7C1916BV18, CY7C1318BV18, and
CY7C1320BV18 are 1.8V Synchronous Pipelined SRAM
equipped with DDR-II architecture. The DDR-II consists of an
SRAM core with advanced synchronous peripheral circuitry
and a 1-bit burst counter. Addresses for Read and Write are
latched on alternate rising edges of the input (K) clock. Write
data is registered on the rising edges of both K and K. Read
data is driven on the rising edges of C and C if provided, or on
the rising edge of K and K if C/C are not provided. Each
address location is associated with two 8-bit words in the case
of CY7C1316BV18 and two 9-bit words in the case of
CY7C1916BV18 that burst sequentially into or out of the
device. The burst counter always starts with a “0” internally in
the case of CY7C1316BV18 and CY7C1916BV18. On
CY7C1318BV18 and CY7C1320BV18, the burst counter
takes in the least significant bit of the external address and
bursts two 18-bit words in the case of CY7C1318BV18 and two
36-bit words in the case of CY7C1320BV18 sequentially into
or out of the device.
Asynchronous
inputs
include
impedance
match
(ZQ).
Synchronous data outputs (Q, sharing the same physical pins
as the data inputs D) are tightly matched to the two output echo
clocks CQ/CQ, eliminating the need for separately capturing
data from each individual DDR SRAM in the system design.
Output data clocks (C/C) enable maximum system clocking
and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
Selection Guide
250 MHz
200 MHz
167 MHz
Unit
Maximum Operating Frequency
250
200
167
MHz
Maximum Operating Current
TBD
TBD
TBD
mA
Shaded areas contain advance information.


Similar Part No. - CY7C1318BV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1318BV18-167BZC CYPRESS-CY7C1318BV18-167BZC Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1318BV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1318CV18 CYPRESS-CY7C1318CV18_11 Datasheet
1Mb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18_06 Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1318BV18 CYPRESS-CY7C1318BV18_11 Datasheet
1Mb / 31P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316AV18 CYPRESS-CY7C1316AV18 Datasheet
228Kb / 20P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316JV18 CYPRESS-CY7C1316JV18 Datasheet
616Kb / 26P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316CV18 CYPRESS-CY7C1316CV18 Datasheet
662Kb / 29P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18 CYPRESS-CY7C1392AV18 Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com