Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

IDT72V70840 Datasheet(PDF) 19 Page - Integrated Device Technology

Part No. IDT72V70840
Description  3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V70840 Datasheet(HTML) 19 Page - Integrated Device Technology

Back Button IDT72V70840 Datasheet HTML 13Page - Integrated Device Technology IDT72V70840 Datasheet HTML 14Page - Integrated Device Technology IDT72V70840 Datasheet HTML 15Page - Integrated Device Technology IDT72V70840 Datasheet HTML 16Page - Integrated Device Technology IDT72V70840 Datasheet HTML 17Page - Integrated Device Technology IDT72V70840 Datasheet HTML 18Page - Integrated Device Technology IDT72V70840 Datasheet HTML 19Page - Integrated Device Technology IDT72V70840 Datasheet HTML 20Page - Integrated Device Technology IDT72V70840 Datasheet HTML 21Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 19 / 21 page
background image
19
COMMERCIALTEMPERATURERANGE
IDT72V70840 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 4,096 x 4,096
AC ELECTRICAL CHARACTERISTICS - MICROPROCESSOR INTER.ACE TIMING
NOTES:
1. C
L= 150pF
2. R
L = 1K
3. High Impedance is measured by pulling to the appropriate rail with R
L, with timing corrected to cancel time taken to discharge CL.
4. To achieve one clock cycle fast memory access, this setup time, tDSS should be met. Otherwise, worst case memory access operation is determined by tAKD.
Symbol
Parameter
Min.
Typ.
Max.
Units
tCSS
CS Setup from DS falling
0

ns
tRWS
R/W Setup from DS falling
3

ns
tADS
Address Setup from DS falling
2

ns
tCSH
CS Hold after DS rising
0

ns
tRWH
R/W Hold after DS Rising
3

ns
tADH
Address Hold after DS Rising
2

ns
tDDR(1)
Data Setup from
DTA LOW on Read
2

ns
tDHR(1,2,3)
Data Hold on Read
10
15
25
ns
tDSW
Data Setup on Write (Fast Write)
10

ns
tSWD
Valid Data Delay on Write (Slow Write)
-
0ns
tDHW
Data Hold on Write
5

ns
tAKD(1)
Acknowledgment Delay:
Reading/WritingRegisters
30
ns
Reading/Writing Memory
@
2.048 Mb/s
345
ns
@
4.096 Mb/s
200
ns
@
8.192 Mb/s
120
ns
tAKH (1,2,3)
Acknowledgment Hold Time

20
ns
tDSS (4)
Data Strobe Setup Time
2

ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn