Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AT17F16-30JI Datasheet(PDF) 6 Page - ATMEL Corporation

Part No. AT17F16-30JI
Description  FPGA Configuration Flash Memory
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT17F16-30JI Datasheet(HTML) 6 Page - ATMEL Corporation

Back Button AT17F16-30JI Datasheet HTML 2Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 3Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 4Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 5Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 6Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 7Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 8Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 9Page - ATMEL Corporation AT17F16-30JI Datasheet HTML 10Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
6
AT17F16
3392A–CNFG–10/03
PAGESEL[1:0](2)
Page select inputs. Used to determine which of the 4 memory pages are targeted during
a serial configuration download. The address space for each of the pages is shown in
Table 2. When SER_EN is Low (ISP mode) these pins have no effect.
RESET/OE(1)
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver.
CE(1)
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the
address counter and enables the data output driver. A High level on CE disables both
the address and bit counters and forces the device into a low-power standby mode.
Note that this pin will not enable/disable the device in the 2-wire Serial Programming
mode (SER_EN Low).
GND
Ground pin. A 0.2 µF decoupling capacitor between VCC and GND is recommended.
CEO
Chip Enable Output (when SER_EN is High). This output goes Low when the internal
address counter has reached its maximum value. If the PAGE_EN input is set High, the
maximum value is the highest address in the selected partition. The PAGESEL[1:0]
inputs are used to make the 4 partition selections. If the PAGE_EN input is set Low, the
device is not partitioned and the address maximum value is the highest address in the
device, see Table 2 on page 6. In a daisy chain of AT17F Series devices, the CEO pin of
one device must be connected to the CE input of the next device in the chain. It will stay
Low as long as CE is Low and OE is High. It will then follow CE until OE goes Low;
thereafter, CEO will stay High until the entire EEPROM is read again.
A2(1)
Device selection input, (when SER_EN Low). The input is used to enable (or chip
select) the device during programming (i.e., when SER_EN is Low). Refer to the AT17F
Programming Specification available on the Atmel web site for additional details.
READY
Open collector reset state indicator. Driven Low during power-up reset, released when
power-up is complete. (recommended 4.7 k
Ω pull-up on this pin if used).
SER_EN(1)
The serial enable input must remain High during FPGA configuration operations. Bring-
ing SER_EN Low enables the 2-Wire Serial Programming Mode. For non-ISP
applications, SER_EN should be tied to VCC.
VCC
+3.3V (±10%).
Notes: 1. This pin has an internal 20 K
Ω pull-up resistor.
2. This pin has an internal 30 K
Ω pull-down resistor.
Table 2. Address Space
Paging Decodes
AT17F16 (16 Mbits)
PAGESEL = 00, PAGE_EN = 1
00000 – 3FFFFh
PAGESEL = 01, PAGE_EN = 1
40000 – 7FFFFh
PAGESEL = 10, PAGE_EN = 1
80000 – BFFFFh
PAGESEL = 11, PAGE_EN = 1
C0000 – FFFFFh
PAGESEL = XX, PAGE_EN = 0
00000 – FFFFFh


Similar Part No. - AT17F16-30JI

ManufacturerPart No.DatasheetDescription
ATMEL Corporation
ATMEL Corporation
AT17F16-30JU ATMEL-AT17F16-30JU Datasheet
333Kb / 20P
   FPGA Configuration Flash Memory
More results

Similar Description - AT17F16-30JI

ManufacturerPart No.DatasheetDescription
ATMEL Corporation
ATMEL Corporation
AT17F16A ATMEL-AT17F16A Datasheet
290Kb / 16P
   FPGA Configuration Flash Memory
AT17F040 ATMEL-AT17F040 Datasheet
307Kb / 19P
   FPGA CONFIGURATION FLASH MEMORY
AT17F040 ATMEL-AT17F040_08 Datasheet
340Kb / 19P
   FPGA Configuration Flash Memory
AT17F32 ATMEL-AT17F32 Datasheet
252Kb / 14P
   FPGA Configuration Flash Memory
AT17F040A ATMEL-AT17F040A Datasheet
326Kb / 16P
   FPGA Configuration Flash Memory
AT17F16A ATMEL-AT17F16A Datasheet
210Kb / 15P
   FPGA Configuration Flash Memory
AT18F010 ATMEL-AT18F010 Datasheet
347Kb / 16P
   FPGA Configuration Flash Memory
AT17F16 ATMEL-AT17F16_08 Datasheet
333Kb / 20P
   FPGA Configuration Flash Memory
AT17F32A ATMEL-AT17F32A Datasheet
190Kb / 14P
   FPGA Configuration Flash Memory
AT17N256 ATMEL-AT17N256_07 Datasheet
308Kb / 18P
   FPGA Configuration Memory
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz