Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

MAX3634 Datasheet(PDF) 4 Page - Maxim Integrated Products

Part No. MAX3634
Description  622Mbps/1244Mbps Burst-Mode Clock Phase Aligner for GPON OLT Applications
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX3634 Datasheet(HTML) 4 Page - Maxim Integrated Products

   
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
622Mbps/1244Mbps Burst-Mode Clock Phase
Aligner for GPON OLT Applications
4
_______________________________________________________________________________________
PIN
NAME
FUNCTION
1, 2, 12, 25, 36, 37, 48
GND
Supply Ground
3, 6, 7, 10
VCCI
+3.3V Supply for Input Buffers
4
SDI+
Positive Serial Data Input, LVPECL
5
SDI-
Negative Serial Data Input, LVPECL
8
RST+
Positive Reset Input, LVPECL. Reset (= RST+ - RST-) is falling edge triggered.
9
RST-
Negative Reset Input, LVPECL
11, 38, 39, 44, 47
VCC
+3.3V Supply for Digital Circuitry
13–20, 22, 23
TEST
Production Test Pins, Reserved. Leave open for normal operation.
21, 24, 26, 29, 32, 35
VCCO
+3.3V Supply for Output Buffers
27
LOCK-
Negative Lock Status Output, LVPECL
28
LOCK+
Positive Lock Status Output, LVPECL. Lock (= (LOCK+) - (LOCK-)) high indicates that the
MAX3634 has acquired the correct phase.
30
SDO-
Negative Serial Data Output, LVPECL
31
SDO+
Positive Serial Data Output, LVPECL
33
SCLK-
Negative Serial Clock Output, LVPECL
34
SCLK+
Positive Serial Clock Output, LVPECL
40
RATESEL
Rate Select Input, TTL. High selects 622.08Mbps operation.
41, 43
VCCV
+3.3V Supply for VCO
42
FILT
PLL Filter Capacitor. Connect a 0.1µF X7R capacitor from pin 42 to VCCV.
45
REFCLK-
Negative Reference Clock Input, LVPECL (1/8th data rate)
46
REFCLK+
Positive Reference Clock Input, LVPECL
EP
Exposed Pad The exposed pad must be connected to the ground plane for proper thermal performance.
Pin Description
Typical Operating Characteristics (continued)
(VCC = +3.3V and TA = +25
°C, unless otherwise noted)
JITTER TOLERANCE vs. SDI-TO-REFCLK
PHASE (1.244Gbps)
SDI-TO-REFCLK PHASE (ps)
600
400
200
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
0
0
800
LIMITED BY TEST EQUIPMENT
JITTER TOLERANCE vs. SDI-TO-REFCLK
PHASE (622Mbps)
SDI-TO-REFCLK PHASE (ps)
600
400
200
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
0
0
800
LIMITED BY TEST EQUIPMENT
SUPPLY CURRENT
vs. TEMPERATURE
AMBIENT TEMPERATURE (
°C)
50
0
220
240
260
280
300
320
340
200
-50
100
EXCLUDES PECL OUTPUT CURRENT


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn