Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

XRT75L03 Datasheet(PDF) 2 Page - Exar Corporation

Part No. XRT75L03
Description  THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
Download  92 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EXAR [Exar Corporation]
Homepage  http://www.exar.com
Logo 

XRT75L03 Datasheet(HTML) 2 Page - Exar Corporation

 
Zoom Inzoom in Zoom Outzoom out
 2 / 92 page
background image
XRT75L03
REV. 1.0.4
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
2
TRANSMIT INTERFACE CHARACTERISTICS
Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the
line
Integrated Pulse Shaping Circuit
Built-in B3ZS/HDB3 Encoder (which can be disabled)
Accepts Transmit Clock with duty cycle of 30%-70%
Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications
Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and
ANSI T1.102_1993
Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
Transmitter can be turned off in order to support redundancy designs
RECEIVE INTERFACE CHARACTERISTICS
Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications
Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms
Built-in B3ZS/HDB3 Decoder (which can be disabled)
Recovered Data can be muted while the LOS Condition is declared
Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment
FIGURE 1. BLOCK DIAGRAM OF THE XRT 75L03
HOST/HW
STS-1/DS3_(n)
E3_(n)
REQEN_(n)
RTIP_(n)
RRing_(n)
SR/DR
XRT75L03
XRT75L03
RLB_(n)
RLOS_(n)
JATx/Rx
TPData_(n)
TNData_(n)
TxClk_(n)
TAOS_(n)
TxLEV_(n)
TxON_(n)
Channel 2
Channel 0
Channel 1
Notes: 1. (n) = 0, 1 or 2 for respective Channels
2. Serial Processor Interface input pins are shared by the three Channels in "Host" Mode and redefined in the "Hardware" Mode.
Device
Monitor
MTIP_(n)
MRing_(n)
DMO_(n)
Timing
Control
TTIP_(n)
TRing_(n)
Tx
Pulse
Shaping
HDB3/
B3ZS
Encoder
RLOL_(n)
RxON
RxClkINV
RxClk_(n)
RPOS_(n)
RNEG_(n)/
LCV_(n)
Tx
Control
Jitter
Attenuator
MUX
Line
Driver
LOSTHR
LLB_(n)
Invert
Remote
LoopBack
HDB3/
B3ZS
Decoder
MUX
AGC/
Equalizer
Peak Detector
LOS
Detector
Slicer
Jitter
Attenuator
Serial
Processor
Interface
Local
LoopBack
Clock & Data
Recovery
Clock
Synthesizer
E3Clk,DS3Clk,
STS-1Clk
RESET
CS
SClk
INT
SDO
SDI
CLKOUT


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn