Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

K4H1G0438M-UC Datasheet(PDF) 7 Page - Samsung semiconductor

Part # K4H1G0438M-UC
Description  1Gb M-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant)
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

K4H1G0438M-UC Datasheet(HTML) 7 Page - Samsung semiconductor

Back Button K4H1G0438M-UC Datasheet HTML 3Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 4Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 5Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 6Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 7Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 8Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 9Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 10Page - Samsung semiconductor K4H1G0438M-UC Datasheet HTML 11Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
DDR SDRAM
DDR SDRAM 1Gb M-die (x4, x8) Pb-Free
Revision 1.1 October, 2004
SYMBOL
TYPE
DESCRIPTION
CK, CK
Input
Clock : CK and CK are differential clock inputs. All address and control input signals are sam-
pled on the positive edge of CK and negative edge of CK. Output (read) data is referenced to
both edges of CK. Internal clock signals are derived from CK/CK.
CKE
Input
Clock Enable : CKE HIGH activates, and CKE LOW deactivates internal clock signals, and
device input buffers and output drivers. Deactivating the clock provides PRECHARGE
POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN
(row ACTIVE in any bank). CKE is synchronous for all functions except for disabling outputs,
which is achieved asynchronously. Input buffers, excluding CK, CK and CKE are disabled dur-
ing power-down and self refresh modes, providing low standby power. CKE will recognize an
LVCMOS LOW level prior to VREF being stable on power-up.
CS
Input
Chip Select : CS enables(registered LOW) and disables(registered HIGH) the command
decoder. All commands are masked when CS is registered HIGH. CS provides for external
bank selection on systems with multiple banks. CS is considered part of the command code.
RAS, CAS, WE
Input
Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
LDM,(UDM)
Input
Input Data Mask : DM is an input mask signal for write data. Input data is masked when DM is
sampled HIGH along with that input data during a WRITE access. DM is sampled on both
edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS
loading. For the x16, LDM corresponds to the data on DQ0~D7 ; UDM corresponds to the data
on DQ8~DQ15. DM may be driven high, low, or floating during READs.
BA0, BA1
Input
Bank Addres Inputs : BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRE-
CHARGE command is being applied.
A [0 : 13]
Input
Address Inputs : Provide the row address for ACTIVE commands, and the column address and
AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the mem-
ory array in the respective bank. A10 is sampled during a PRECHARGE command to deter-
mine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If
only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also
provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which
mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
DQ
I/O
Data Input/Output : Data bus
LDQS,(U)DQS
I/O
Data Strobe : Output with read data, input with write data. Edge-aligned with read data, cen-
tered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on
DQ0~D7 ; UDQS corresponds to the data on DQ8~DQ15
NC
-
No Connect : No internal electrical connection is present.
VDDQ
Supply
DQ Power Supply : +2.5V ± 0.2V.
VSSQ
Supply
DQ Ground.
VDD
Supply
Power Supply : +2.5V ± 0.2V (device specific).
VSS
Supply
Ground.
VREF
Input
SSTL_2 reference voltage.
Input/Output Function Description


Similar Part No. - K4H1G0438M-UC

ManufacturerPart #DatasheetDescription
Samsung semiconductor
Samsung semiconductor
K4H1G0438M-TC/LA2 SAMSUNG-K4H1G0438M-TC/LA2 Datasheet
206Kb / 23P
   1Gb M-die DDR SDRAM Specification
K4H1G0438M-TC/LB0 SAMSUNG-K4H1G0438M-TC/LB0 Datasheet
206Kb / 23P
   1Gb M-die DDR SDRAM Specification
K4H1G0438M-TC/LB3 SAMSUNG-K4H1G0438M-TC/LB3 Datasheet
206Kb / 23P
   1Gb M-die DDR SDRAM Specification
K4H1G0438M-TCA0 SAMSUNG-K4H1G0438M-TCA0 Datasheet
669Kb / 53P
   128Mb DDR SDRAM
K4H1G0438M-TCA2 SAMSUNG-K4H1G0438M-TCA2 Datasheet
669Kb / 53P
   128Mb DDR SDRAM
More results

Similar Description - K4H1G0438M-UC

ManufacturerPart #DatasheetDescription
Samsung semiconductor
Samsung semiconductor
K4H511638D SAMSUNG-K4H511638D Datasheet
366Kb / 24P
   512Mb D-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant)
K4H280438F-UC SAMSUNG-K4H280438F-UC Datasheet
298Kb / 23P
   128Mb F-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant)
K4H560438E-UC SAMSUNG-K4H560438E-UC Datasheet
297Kb / 23P
   256Mb E-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant)
K4S560432E-UC SAMSUNG-K4S560432E-UC Datasheet
198Kb / 14P
   256Mb E-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant)
K4S640432H-UC SAMSUNG-K4S640432H-UC Datasheet
144Kb / 14P
   64Mb H-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant)
K4S280432F-UC SAMSUNG-K4S280432F-UC Datasheet
145Kb / 14P
   128Mb F-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant)
K4H560438E-VC SAMSUNG-K4H560438E-VC Datasheet
297Kb / 23P
   256Mb E-die DDR SDRAM Specification 54 sTSOP-II with Pb-Free (RoHS compliant)
K4H1G0438M SAMSUNG-K4H1G0438M Datasheet
206Kb / 23P
   1Gb M-die DDR SDRAM Specification
K4S640432H-TC SAMSUNG-K4S640432H-TC Datasheet
144Kb / 14P
   64Mb H-die SDRAM Specification 54 TSOP-II with Pb-Free
K4H560438E-ZC SAMSUNG-K4H560438E-ZC Datasheet
359Kb / 23P
   256Mb E-die DDR SDRAM Specification 60 FBGA with Pb-Free (RoHS compliant)
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com  |   allmanual.com