Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN54-74LS160A Datasheet(PDF) 6 Page - ON Semiconductor

Part No. SN54-74LS160A
Description  BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

SN54-74LS160A Datasheet(HTML) 6 Page - ON Semiconductor

  SN54-74LS160A Datasheet HTML 1Page - ON Semiconductor SN54-74LS160A Datasheet HTML 2Page - ON Semiconductor SN54-74LS160A Datasheet HTML 3Page - ON Semiconductor SN54-74LS160A Datasheet HTML 4Page - ON Semiconductor SN54-74LS160A Datasheet HTML 5Page - ON Semiconductor SN54-74LS160A Datasheet HTML 6Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 6 / 6 page
background image
5-6
FAST AND LS TTL DATA
SN54/74LS160A
• SN54/74LS161A
SN54/74LS162A
• SN54/74LS163A
Figure 3
The positive TC pulse occurs when the outputs are in the
(Q0 • Q1 • Q2 • Q3) state for the LS160 and LS162 and the
(Q0 • Q1 • Q2 • Q3) state for the LS161 and LS163.
OTHER CONDITIONS: CP = PE = CEP = MR = H
1.3 V
tPHL
tPLH
1.3 V
1.3 V
1.3 V
CET
TC
AC WAVEFORMS (continued)
The positive TC pulse is coincident with the output state
(Q0 • Q1 • Q2 • Q3) state for the LS161 and LS163 and
(Q0 • Q1 • Q2 • Q3) for the LS161 and LS163.
Figure 4
OTHER CONDITIONS: PE = CEP = CET = MR = H
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
tPLH
tPHL
CP
TC
The shaded areas indicate when the input is permitted to
change for predictable output performance.
Figure 5
1.3 V
1.3 V
OTHER CONDITIONS: PE = L, MR = H
CP
1.3 V
1.3 V
1.3 V
ts(H)
ts(L)
th(H) = 0
th(L) = 0
Q0 • Q1 • Q2 • Q3
P0 • P1 • P2 • P3
OTHER CONDITIONS: PE = H, MR = H
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
ts(H)
ts(L)
th(H) = 0
th(L) = 0
ts(H)
th(H) = 0
ts(L)
th(L) = 0
COUNT
HOLD
HOLD
CEP
CP
CET
Q
CP
SR or PE
Q RESPONSE TO PE
RESET
COUNT OR LOAD
Q RESPONSE TO SR
PARALLEL LOAD
(See Fig. 5)
COUNT MODE
(See Fig. 7)
ts(L)
ts(H)
th (L) = 0
th(H) = 0
1.3 V
1.3 V
Figure 6
COUNT ENABLE TRICKLE INPUT
TO TERMINAL COUNT OUTPUT DELAYS
CLOCK TO TERMINAL COUNT DELAYS
SETUP TIME (ts) AND HOLD TIME (th)
FOR PARALLEL DATA INPUTS
SETUP TIME (ts) AND HOLD TIME (th) FOR
COUNT ENABLE (CEP) AND (CET) AND
PARALLEL ENABLE (PE) INPUTS
Figure 7
The shaded areas indicate when the input is permitted to
change for predictable output performance.
1.3 V


Html Pages

1  2  3  4  5  6 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn