Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ASM5I9772AG-52-ER Datasheet(PDF) 10 Page - Alliance Semiconductor Corporation

Part # ASM5I9772AG-52-ER
Description  2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

ASM5I9772AG-52-ER Datasheet(HTML) 10 Page - Alliance Semiconductor Corporation

Back Button ASM5I9772AG-52-ER Datasheet HTML 6Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 7Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 8Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 9Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 10Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 11Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 12Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 13Page - Alliance Semiconductor Corporation ASM5I9772AG-52-ER Datasheet HTML 14Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
June 2005
ASM5I9772A
rev 0.3
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
10 of 15
Notice: The information in this document is subject to change without notice.
Power Management
The individual output enable / freeze control of the
ASM5I9772A allows the user to implement unique power
management schemes into the design. The outputs are
stopped in the logic ‘0’ state when the freeze control bits
are activated. The serial input register contains one
programmable freeze enable bit for 12 of the 14 output
clocks. The QC0 and FB_OUT outputs cannot be frozen
with the serial port. This avoids any potential lock up
situation should an error occur in the loading of the serial
data. An output is frozen when a logic ‘0’ is programmed
and enabled when a logic ‘1’ is written. The enabling and
freezing of individual outputs is done in such a manner as
to eliminate the possibility of partial “runt” clocks. The
serial input register is programmed through the SDATA
input by writing a logic ‘0’ start bit followed by 12 NRZ
freeze enable bits. The period of each SDATA bit equals
the period of the free running SCLK signal. The SDATA is
sampled on the rising edge of SCLK.
1:1 Mode
2:1 Mode
3:1 Mode
3:2 Mode
4:1 Mode
4:3 Mode
6:1 Mode
VCO
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
QA
QC
SYNC
Figure 1


Similar Part No. - ASM5I9772AG-52-ER

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
ASM5I9773A ALSC-ASM5I9773A Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9773A-52-ER ALSC-ASM5I9773A-52-ER Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9773A-52-ET ALSC-ASM5I9773A-52-ET Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9773AG-52-ER ALSC-ASM5I9773AG-52-ER Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9773AG-52-ET ALSC-ASM5I9773AG-52-ET Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
More results

Similar Description - ASM5I9772AG-52-ER

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY29773 CYPRESS-CY29773 Datasheet
102Kb / 12P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
PulseCore Semiconductor
PCS5I9773 PULSECORE-PCS5I9773 Datasheet
625Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
PCS5I9774 PULSECORE-PCS5I9774 Datasheet
479Kb / 12P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
Alliance Semiconductor ...
ASM5I9773A ALSC-ASM5I9773A Datasheet
624Kb / 16P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
PulseCore Semiconductor
PCS5I9772 PULSECORE-PCS5I9772 Datasheet
584Kb / 15P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
Cypress Semiconductor
CY29772 CYPRESS-CY29772 Datasheet
92Kb / 12P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
Alliance Semiconductor ...
ASM5I9774A ALSC-ASM5I9774A Datasheet
477Kb / 12P
   2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
logo
Cypress Semiconductor
CY29658 CYPRESS-CY29658 Datasheet
109Kb / 7P
   2.5V or 3.3V 200-MHz 10-Output Zero Delay Buffer
logo
Alliance Semiconductor ...
ASM5I9352 ALSC-ASM5I9352 Datasheet
475Kb / 12P
   2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer
ASM5I9351 ALSC-ASM5I9351 Datasheet
522Kb / 13P
   2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com