Electronic Components Datasheet Search |
|
ASM5I9658-32-LR Datasheet(PDF) 2 Page - Alliance Semiconductor Corporation |
|
ASM5I9658-32-LR Datasheet(HTML) 2 Page - Alliance Semiconductor Corporation |
2 / 14 page July 2005 ASM5I9658 rev 0.2 3.3V 1:10 LVCMOS PLL Clock Generator 2 of 14 Notice: The information in this document is subject to change without notice. Block Diagram Figure 1. ASM5I9658 Logic Diagram Pin Configuration Figure 2. ASM5I9658 32-Lead Package Pinout (Top View) 25 26 27 28 29 30 31 32 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 Q1 VCC Q0 GND QFB VCC VCO_SEL GND VCC Q8 GND Q7 VCC Q6 Q9 GND ASM5I9658 Q8 0 1 Q0 Q1 Q2 Q3 Q5 Q6 Q7 QFB 200-500 MHz Ref FB PLL PCLK FB_IN PLL_EN BYPASS PCLK 2-25k VCC Q4 ÷2 0 1 ÷1 ÷2 0 1 VCO & VCC 25k 25k VCC 3-25k VCO_SEL MR/OE Q9 |
Similar Part No. - ASM5I9658-32-LR |
|
Similar Description - ASM5I9658-32-LR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |