Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1J-5-FX16PA Datasheet(PDF) 6 Page - Sensata Technologies, Inc.

Part No. P1J-5-FX16PA
Description  Pressure Sensor
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SENSATA [Sensata Technologies, Inc.]
Homepage  https://www.sensata.com/
Logo SENSATA - Sensata Technologies, Inc.

P1J-5-FX16PA Datasheet(HTML) 6 Page - Sensata Technologies, Inc.

  P1J-5-FX16PA Datasheet HTML 1Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 2Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 3Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 4Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 5Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 6Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 7Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 8Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 9Page - Sensata Technologies, Inc.  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
www.sensata.com
Page 6
Copyright © 2018 Sensata Technologies, Inc.
SPI COMMUNICATION
Output
Output Packet with Positive Edge Sampling
Signal Resolution
12 Bits (11 bits minimum for 0-2” H2O and 0-5 mBar range)
Update Rate
0.5 ms
Digital Count at 0% Pressure
1638 (10% of 214 counts or 0x666)
Digital Count at 100% Pressure
14746 (90% of 214 counts or 0x3999)
PARAMETER
SYMBOL
MIN
MAX
UNITS
Analog Supply Voltage to Gnd
VDD
2.7
5.5
V
High-Level Input Voltage
VIH
0.8 × VDD
VDD
V
Low-Level Input Voltage
VIL
0
0.2 × VDD
V
High-Level Output Voltage
VOH
VDD - 0.2
-
V
Low-Level Output Voltage
VOL
-
0.2
V
Output Sourcing Current @ VOH
IOH_MISO
1.9
-4.8
mA
IOH_SS
-0.63
-1.9
mA
Output Sink Current @ VOL
IOL_MISO
2.3
6.2
mA
IOL_SS
0.85
3.0
mA
Input Capacitance (Each Pin)
CI2C_IN
10
pF
SCLK Clock Frequency (4 MHz clock)
fSCL
50
800
kHz
SCLK Clock Frequency (1 MHz clock)
tSCL
50
200
kHz
SS Drop to First Clock Edge
tHDSS
2.5
µs
Minimum SCL Clock Low Width 1)
tLOW
0.6
µs
Minimum SCL Clock High Width 1)
tHIGH
0.6
µs
Clock Edge to Data Transition
tCLKD
0
0.1
µs
Rise of SS Relative to Last Clock Edge
tSUSS
0.1
µs
Bus Free Time Between Rise and Fall of SS
tBUS
2
µs
1) Combined low and high widths must equal or exceed minimum SCLK period.
Packet = [ {S(1:0), B(13:8)}, {B(7:0)}, {T(10:3)}, {T(2:0),xxxxx}] Where
S(1:0) = Status bits of packet (normal, command, busy, diagnostic)
B(13:8) = Upper 6 bits of 14-bit bridge data
B(7:0) = Lower 8 bits of 14-bit bridge data
T(10:0) = NOT corrected temperature data (mask out or terminate read early)


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn