Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P1J-5-FX16PA Datasheet(PDF) 4 Page - Sensata Technologies, Inc.

Part No. P1J-5-FX16PA
Description  Pressure Sensor
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SENSATA [Sensata Technologies, Inc.]
Homepage  https://www.sensata.com/
Logo SENSATA - Sensata Technologies, Inc.

P1J-5-FX16PA Datasheet(HTML) 4 Page - Sensata Technologies, Inc.

  P1J-5-FX16PA Datasheet HTML 1Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 2Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 3Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 4Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 5Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 6Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 7Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 8Page - Sensata Technologies, Inc. P1J-5-FX16PA Datasheet HTML 9Page - Sensata Technologies, Inc.  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
www.sensata.com
Page 4
Copyright © 2018 Sensata Technologies, Inc.
I2C COMMUNICATION
Output
Signal Resolution
12 Bits (11 bits minimum for 0-2” H2O and 0-5 mBar range)
Update Rate
0.5 ms
Digital Count at 0% Pressure
1638 (10% of 2^14 counts or 0x666)
Digital Count at 100% Pressure
14745 (90% of 2^14 counts or 0x3999)
Sensor Slave Addresses
40 (0x28), 56 (0x38), 72 (0x48), 88 (0x58), 104 (0x68), 120 (0x78)
PARAMETER
SYMBOL
MIN
MAX
UNITS
Analog Supply Voltage to Gnd
VDD
2.7
5.5
V
High-level input voltage
VIH
0.8 × VDD
VDD
V
Low-level input voltage
VIL
0
0.2 × VDD
V
High-level output voltage
VOH
VDD - 0.2
-
V
Low-level output voltage
VOL
-
0.2
V
Output Sourcing Current
IOH_SDA
-1.9
-4.8
mA
Output Sink Current
IOL_SDA
2.3
6.2
mA
Load Capacitance at SDA (@ 400 kHz)
CSDA
200
pF
Pull-up Resistor
RI2C_PU
500
Ω
Input Capacitance (each pin)
CI2C_IN
10
pF
SCL clock frequency
fSCL
100
400
kHz
START condition hold time relative to
SCL range
tHDSTA
0.1
-
µs
Minimum SCL clock low width 1)
tLOW
0.6
µs
Minimum SCL clock high width 1)
tHIGH
0.6
µs
Start condition setup time relative to
SCL edge
tSUSTA
0.1
µs
Data hold time on SDA relative to SCL
edge
tHDDAT
0
µs
Data setup time on SDA relative to SCL
edge
tSUDAT
0.1
µs
Stop condition setup time on SCL
tSUSTO
0.1
µs
Bus free time between stop condition
and start condition
tBUS
2
µs
1) Combined low and high widths must equal or exceed minimum SCLK period.
Acknowledge (ACK)


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn