Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1320AV18-167BZC Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1320AV18-167BZC
Description  18-Mbit DDR-II SRAM 2-Word Burst Architecture
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1320AV18-167BZC Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1320AV18-167BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 13Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 14Page - Cypress Semiconductor CY7C1320AV18-167BZC Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
CY7C1316AV18
CY7C1318AV18
CY7C1320AV18
Document #: 38-05499 Rev. *B
Page 11 of 20
tCQOH
tCHCQX
Echo Clock Hold after C/C Clock Rise
–0.45
–0.45
–0.50
ns
tCQD
tCQHQV
Echo Clock High to Data Valid
0.30
0.35
0.40
ns
tCQDOH
tCQHQX
Echo Clock High to Data Invalid
–0.30
–0.35
–0.40
ns
tCHZ
tCHZ
Clock (C and C) Rise to High-Z (Active to High-Z)[19, 20]
–0.45–
0.45
0.50
ns
tCLZ
tCLZ
Clock (C and C) Rise to Low-Z[19, 20]
–0.45
–0.45
–0.50
ns
DLL Timing
tKC Var
tKC Var
Clock Phase Jitter
0.20
0.20
0.20
ns
tKC lock
tKC lock
DLL Lock Time (K, C)
1024
1024
1024
Cycles
tKC Reset
tKC Reset
K Static to DLL Reset
30
30
30
ns
Switching Characteristics Over the Operating Range (continued)[17,18]
Cypress
Parameter
Consortium
Parameter
Description
250 MHz
200 MHz
167 MHz
Unit
Min. Max. Min. Max.
Min.
Max.
Switching Waveforms[21, 22, 23]
Notes:
19. tCHZ, tCLZ, are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
20. At any given voltage and temperature tCHZ is less than tCLZ and tCHZ less than tCO.
21. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
22. Output are disabled (High-Z) one clock cycle after a NOP.
23. In this example, if address A2 = A1,then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.
K
1
23456
7
8910
K
LD
R/W
A
DQ
C
C#
READ
READ
READ
NOP
NOP
WRITE
WRITE
Q40
tKH
tKHKH
tKHCH
tCO
tKL
tCYC
t
tHC
tSA
tHA
tSD
tHD
tKHCH
NOP
tSD
tHD
DON’T CARE
UNDEFINED
tCLZ
tDOH
tCHZ
SC
tKH
tKHKH
tKL
tCYC
A0
D20
D21
D30
D31
Q00
Q11
Q01
Q10
Qx2
tCO
tCQD
tDOH
A1
A2
A3
A4
Q41
CQ
CQ#
tCCQO
tCQOH
tCCQO
tCQOH


Similar Part No. - CY7C1320AV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C13201KV18-300BZXC CYPRESS-CY7C13201KV18-300BZXC Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C13201KV18-333BZXC CYPRESS-CY7C13201KV18-333BZXC Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1320BV18 CYPRESS-CY7C1320BV18 Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18 CYPRESS-CY7C1320BV18 Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1320AV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1318CV18 CYPRESS-CY7C1318CV18_11 Datasheet
1Mb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18_06 Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18 Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1318BV18 CYPRESS-CY7C1318BV18_11 Datasheet
1Mb / 31P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316JV18 CYPRESS-CY7C1316JV18 Datasheet
616Kb / 26P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1316CV18 CYPRESS-CY7C1316CV18 Datasheet
662Kb / 29P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18 CYPRESS-CY7C1392AV18 Datasheet
332Kb / 21P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com