Electronic Components Datasheet Search |
|
82845PE Datasheet(PDF) 77 Page - Intel Corporation |
|
82845PE Datasheet(HTML) 77 Page - Intel Corporation |
77 / 176 page Intel® 82845GE/82845PE Datasheet 77 Register Description 3.5.2.3 PCICMD1—PCI Command Register (Device 1) Address Offset: 04–05h Default Value: 0000h Access: RO, R/W Size: 16 bits Bit Description 15:10 Reserved. 9 Fast Back-to-Back Enable (FB2B)—RO. Hardwired to 0. 8 SERR Message Enable (SERRE). This bit is a global enable bit for Device 1 SERR messaging. The (G)MCH communicates the SERR# condition by sending an SERR message to the ICH. If this bit is set to a 1, the (G)MCH is enabled to generate SERR messages over HI for specific Device 1 error conditions that are individually enabled in the BCTRL1 register. The error status is reported in the PCISTS1 register. If SERRE1 is reset to 0, then the SERR message is not generated by the (G)MCH for Device 1. 7 Address/Data Stepping (ADSTEP). Hardwired to 0. Address/data stepping is not implemented in the (G)MCH. 6 Parity Error Enable (PERRE). Hardwired to 0. Parity checking is not supported on the primary side of this device. 5 Reserved. 4 Memory Write and Invalidate Enable (MWIE). Hardwired to 0. 3 Special Cycle Enable (SCE). Hardwired to 0. 2 Bus Master Enable (BME). 0 = Disable (Default). AGP Master initiated Frame# cycles are ignored by the (G)MCH. The result is a master abort. Ignoring incoming cycles on the secondary side of the PCI-to-PCI bridge effectively disabled the bus master on the primary side. 1 = AGP master initiated Frame# cycles are accepted by the (G)MCH if they hit a valid address decode range. This bit has no affect on AGP Master originated SBA or PIPE# cycles. 1 Memory Access Enable (MAE). 0 = Disable. All of Device 1’s memory space is disabled. 1 = Enable. This bit must be set to 1 to enable the Memory and Pre-fetchable memory address ranges defined in the MBASE1, MLIMIT1, PMBASE1, and PMLIMIT1 registers. 0 IO Access Enable (IOAE). 0 = Disable. All of Device 1’s I/O space is disabled. 1 = Enable. This bit must be set to1 to enable the I/O address range defined in the IOBASE1, and IOLIMIT1 registers. |
Similar Part No. - 82845PE |
|
Similar Description - 82845PE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |