Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC74HC540A Datasheet(PDF) 1 Page - ON Semiconductor

Part No. MC74HC540A
Description  Octal 3-State Inverting Buffer/Line Driver/Line Receiver
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC74HC540A Datasheet(HTML) 1 Page - ON Semiconductor

  MC74HC540A Datasheet HTML 1Page - ON Semiconductor MC74HC540A Datasheet HTML 2Page - ON Semiconductor MC74HC540A Datasheet HTML 3Page - ON Semiconductor MC74HC540A Datasheet HTML 4Page - ON Semiconductor MC74HC540A Datasheet HTML 5Page - ON Semiconductor MC74HC540A Datasheet HTML 6Page - ON Semiconductor MC74HC540A Datasheet HTML 7Page - ON Semiconductor MC74HC540A Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
© Semiconductor Components Industries, LLC, 2000
March, 2000 – Rev. 7
1
Publication Order Number:
MC74HC540A/D
MC74HC540A
Octal 3-State Inverting
Buffer/Line Driver/Line
Receiver
High–Performance Silicon–Gate CMOS
The MC74HC540A is identical in pinout to the LS540. The device
inputs are compatible with Standard CMOS outputs. External pullup
resistors make them compatible with LSTTL outputs.
The HC540A is an octal inverting buffer/line driver/line receiver
designed to be used with 3–state memory address drivers, clock
drivers, and other bus–oriented systems. This device features inputs
and outputs on opposite sides of the package and two ANDed
active–low output enables.
The HC540A is similar in function to the HC541A, which has
non–inverting outputs.
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 2 to 6V
Low Input Current: 1µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance With the JEDEC Standard No. 7A Requirements
Chip Complexity: 124 FETs or 31 Equivalent Gates
18
Y1
2
A1
17
Y2
3
A2
16
Y3
4
A3
15
Y4
5
A4
14
Y5
6
A5
13
Y6
7
A6
12
Y7
8
A7
11
Y8
9
A8
OE1
OE2
1
19
Output
Enables
Data
Inputs
Inverting
Outputs
PIN 20 = VCC
PIN 10 = GND
LOGIC DIAGRAM
Pinout: 20–Lead Packages (Top View)
19
20
18
17
16
15
14
2
1
3456
7
VCC
13
8
12
9
11
10
OE2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
OE1
A1
A2
A3
A4
A5
A6
A7
A8
GND
L
L
H
X
L
L
X
H
L
H
X
X
FUNCTION TABLE
Inputs
Output Y
OE1
OE2
A
H
L
Z
Z
Z = High Impedance
X = Don’t Care
http://onsemi.com
MARKING
DIAGRAMS
1
20
A
= Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
SOIC WIDE–20
DW SUFFIX
CASE 751D
HC540A
AWLYYWW
PDIP–20
N SUFFIX
CASE 738
1
20
MC74HC540AN
AWLYYWW
1
20
1
20
Device
Package
Shipping
ORDERING INFORMATION
MC74HC540AN
PDIP–20
1440 / Box
MC74HC540ADW
SOIC–WIDE
38 / Rail
MC74HC540ADWR2
SOIC–WIDE
1000 / Reel


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn