UJA1065 datasheet(23/67 Pages) PHILIPS

Part #	UJA1065

Description	High-speed CAN/LIN fail-safe system basis chip

Download	67 Pages

Scroll/Zoom	100%

Manufacturer	PHILIPS [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

23 / 67 page

9397 750 14409

Objective data sheet

Rev. 01 — 10 August 2005

23 of 67

Philips Semiconductors

UJA1065

High-speed CAN/LIN fail-safe system basis chip

6.8.1.1

Active mode

In Active mode the LIN transceiver can transmit data to and receive data from the LIN bus.

To enter Active mode the LMC bit must be set in the Physical Layer register and the SBC

must be in Normal mode or Flash mode.

The LTC bit can be used to set the LIN transceiver to a Listen-only mode. The transmitter

output stage is disabled in this mode.

When leaving Active mode the LIN transmitter is disabled and the LIN receiver is

monitoring the LIN-bus for a valid wake-up.

6.8.1.2

Off-line mode

Off-line mode is the low power mode of the LIN transceiver. The LIN transceiver is

disabled to save supply current. Pin RXDL reﬂects any wake-up event at the LIN-bus.

6.8.2 LIN wake-up

For a remote wake-up via LIN a LIN-bus signal is required as shown in Figure 11.

6.8.3 Termination control

The RTLIN pin is in one of 3 different states: RTLIN = on, RTLIN = off or RTLIN = 75

µA;

see Figure 12.

Fig 11. LIN wake-up timing diagram.

001aad447

tBUS(LIN)

LIN

wake-up

Similar Part No. - UJA1065

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1065	470Kb / 76P	High-speed CAN/LIN fail-safe system basis chip Rev. 07-25 February 2010
NXP Semiconductors	UJA1065TW	470Kb / 76P	High-speed CAN/LIN fail-safe system basis chip Rev. 07-25 February 2010

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1065	470Kb / 76P	High-speed CAN/LIN fail-safe system basis chip Rev. 07-25 February 2010
	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069	299Kb / 64P	LIN fail-safe system basis chip Rev. 02-5 March 2007
	UJA1069	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1066	473Kb / 70P	High-speed CAN fail-safe system basis chip Rev. 03-17 March 2010
	UJA1061	340Kb / 74P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 05-22 November 2007
	UJA1061	529Kb / 77P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 06-9 March 2010
	UJA1075	387Kb / 53P	High-speed CAN/LIN core system basis chip Rev. 02-27 May 2010
	UJA1075A	393Kb / 54P	High-speed CAN/LIN core system basis chip Rev. 02 ??28 January 2011
	UJA1061	323Kb / 81P	Low speed CAN/LIN system basis chip 2004 Mar 22