Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC74HC165A Datasheet(PDF) 6 Page - ON Semiconductor

Part No. MC74HC165A
Description  8-Bit Serial or Parallel-Input/Serial-Output Shift Register
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC74HC165A Datasheet(HTML) 6 Page - ON Semiconductor

Back Button MC74HC165A Datasheet HTML 2Page - ON Semiconductor MC74HC165A Datasheet HTML 3Page - ON Semiconductor MC74HC165A Datasheet HTML 4Page - ON Semiconductor MC74HC165A Datasheet HTML 5Page - ON Semiconductor MC74HC165A Datasheet HTML 6Page - ON Semiconductor MC74HC165A Datasheet HTML 7Page - ON Semiconductor MC74HC165A Datasheet HTML 8Page - ON Semiconductor MC74HC165A Datasheet HTML 9Page - ON Semiconductor MC74HC165A Datasheet HTML 10Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
MC74HC165A
http://onsemi.com
6
PIN DESCRIPTIONS
INPUTS
A, B, C, D, E, F, G, H (Pins 11, 12, 13, 14, 3, 4, 5, 6)
Parallel
Data
inputs.
Data on
these
inputs are
asynchronously entered in parallel into the internal
flip–flops when the Serial Shift/Parallel Load input is low.
SA (Pin 10)
Serial Data input. When the Serial Shift/Parallel Load
input is high, data on this pin is serially entered into the first
stage of the shift register with the rising edge of the Clock.
CONTROL INPUTS
Serial Shift/Parallel Load (Pin 1)
Data–entry control input. When a high level is applied to
this pin, data at the Serial Data input (SA) are shifted into the
register with the rising edge of the Clock. When a low level
is applied to this pin, data at the Parallel Data inputs are
asynchronously loaded into each of the eight internal stages.
Clock, Clock Inhibit (Pins 2, 15)
Clock inputs. These two clock inputs function identically.
Either may be used as an active–high clock inhibit.
However, to avoid double clocking, the inhibit input should
go high only while the clock input is high.
The shift register is completely static, allowing Clock
rates down to DC in a continuous or intermittent mode.
OUTPUTS
QH, QH (Pins 9, 7)
Complementary Shift Register outputs. These pins are the
noninverted and inverted outputs of the eighth stage of the
shift register.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn