Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M5M5W816TP-70HI Datasheet(PDF) 4 Page - Mitsubishi Electric Semiconductor

Part No. M5M5W816TP-70HI
Description  8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MITSUBISHI [Mitsubishi Electric Semiconductor]
Homepage  http://www.mitsubishichips.com
Logo 

M5M5W816TP-70HI Datasheet(HTML) 4 Page - Mitsubishi Electric Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
MITSUBISHI ELECTRIC
M5M5W816TP-70HI, 85HI
2001.4.11
Ver. 2.0
8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM
MITSUBISHI LSIs
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
Input rise time and f all time
Ref erence lev el
Output loads
2.7~3.0V
VIH=2.4V, VIL=0.4V
Transition is measured ±200mV from
steady state voltage.(for ten,tdis)
5ns
Fig.1,CL=30pF
CL=5pF (for ten,tdis)
AC ELECTRICAL CHARACTERISTICS
(Vcc=2.7 ~3.0V, unless otherwise noted)
(1) TEST CONDITIONS
Supply v oltage
Input pulse
1TTL
CL
DQ
Fig.1 Output load
Including scope and
jig capacitance
tCR
ns
ta(S)
ta(OE)
tdis(S)
tdis(OE)
ten(S)
ten(OE)
tV(A)
ta(A)
10
35
ns
ns
ns
ns
ns
ns
ns
ns
ta(BC1)
ta(BC2)
tdis(BC1)
tdis(BC2)
ten(BC1,2)
ns
ns
ns
ns
ns
70
70
70
70
25
25
25
25
5
5
10
70
4
tsu(A-WH)
tCW
tw(W)
tsu(A)
tsu(S)
tsu(D)
th(D)
trec(W)
tdis(W)
tdis(OE)
ten(W)
ten(OE)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tsu(BC1)
tsu(BC2)
25
25
70
55
0
65
5
5
65
65
65
35
0
0
Symbol
Parameter
Read cy cle time
Limits
Address access time
Chip select 1 access time
By te control 1 access time
By te control 2 access time
Output enable access time
Output disable time aft er S# high
Output disable time aft er BC1# high
Max
Min
Max
Min
Units
(2) READ CYCLE
Output disable time aft er BC2# high
Output disable time aft er OE# high
Output enable time af ter S# low
Output enable time af ter BC1#,BC2# low
Output enable time af ter OE# low
Data v alid time after address
(3) WRITE CYCLE
Max
Min
Max
Min
Limits
Units
Write cy cle time
Write pulse width
Address setup time
Address setup time with respect to W#
By te control 1 setup time
By te control 2 setup time
Chip select setup time
Data setup time
Data hold time
Write recov ery time
Output disable time f rom W# low
Output disable time f rom OE# high
Output enable time f rom W# high
Output enable time f rom OE# low
Symbol
Parameter
VOH=VOL=1.5V
10
45
85
85
85
85
30
30
30
30
5
5
10
85
85HI
70HI
85HI
70HI
30
30
85
60
0
70
5
5
70
70
70
45
0
0
*5ns in case of using either BC1# or BC2#


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn