Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL3874 Datasheet(PDF) 7 Page - Intersil Corporation

Part No. ISL3874
Description  Wireless LAN Integrated Medium Access Controller with Baseband Processor with Mini-PCI
Download  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL3874 Datasheet(HTML) 7 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
7
TABLE 4. SERIAL EEPROM PORT CONNECTIONS
PIN NAME
PIN NUMBER
PIN I/O TYPE
DESCRIPTION
PJ0
P5
CMOS BiDir, 2mA, 50K Pull Up
SCLK, serial clock for serial EEPROM devices
PJ1
T1
CMOS BiDir, 2mA, 50K Pull Down
Serial Data Out (SD) used on serial EEPROM devices which require
three and four wire interfaces, example: AT45DB011
PJ2
R3
CMOS BiDir, 2mA, 50K Pull Down
Serial Data In (MISO) used on serial EEPROM devices, Used in four wire
serial devices only. Not currently supported in software. Consult the
factory for additional updates on this option.
TCLKIN(CS)
L4
I/O, 50K Pull Down
CS used for Chip Select Output for Serial Devices which have a 4 wire
interface like the AST45DB011 and also serial data on two wire devices
like the 24C08.
TABLE 5. CLOCKS PORT PINS
PIN NAME
PIN NUMBER
PIN I/O TYPE
DESCRIPTION
XTALIN
J2
Analog Input
32.768kHz Crystal Input
XTALOUT
J1
CMOS Output, 2mA
32.768kHz Crystal Output
CLKOUT
A2
CMOS, TS Output, 2mA
Clock Output (Selectable as MCLK, TCLK, or TOUT0)
BBP_CLK
J16
Input
Baseband Processor Clock. The nominal frequency for this clock is 44 MHz.
TABLE 6. BASEBAND PROCESSOR RECEIVER PORT PINS
PIN NAME
PIN NUMBER PIN I/O TYPE
DESCRIPTION
RX_IF_AGC
T16
O
Analog drive to the IF AGC control.
RX_RF_AGC
P16
O
Drive to the RF AGC stage attenuator. CMOS digital.
RX_IF_DET
R10
I
Analog input to the receive power A/D converter for AGC control.
RXI+
R7
I
Analog input to the internal 6-bit A/D of the In-phase received data. Balanced differential.
RXI-
T7
I
Analog input to the internal 6-bit A/D of the In-phase received data. Balanced differential.
RXQ+
R9
I
Analog input to the internal 6-bit A/D of the Quadrature received data. Balanced differential.
RXQ-
T9
I
Analog input to the internal 6-bit A/D of the Quadrature received data. Balanced differential.
TABLE 7. BASEBAND PROCESSOR TRANSMITTER PORT PINS
PIN NAME
PIN NUMBER PIN I/O TYPE
DESCRIPTION
TX_AGC_IN
T10
I
Input to the transmit power A/D converter for transmit AGC control.
TX_IF_AGC
R16
O
Analog drive to the transmit IF power control.
TXI+
R12
O
TX Spread baseband I digital output data. Data is output at the chip rate. Balanced differential.
TXI
T12
O
TX Spread baseband I digital output data. Data is output at the chip rate. Balanced differentia.
TXQ
+
R14
O
TX Spread baseband Q digital output data. Data is output at the chip rate. Balanced differential.
TXQ
T14
O
TX Spread baseband Q digital output data. Data is output at the chip rate. Balanced differential.
ISL3874


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn