Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL3873A Datasheet(PDF) 25 Page - Intersil Corporation

Part No. ISL3873A
Description  Wireless LAN Integrated Medium Access Controller with Baseband Processor
Download  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL3873A Datasheet(HTML) 25 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 25 / 42 page
background image
25
Meanwhile signal quality and signal frequency
measurements are made simultaneous with symbol timing
measurements. A CS1 followed by SQ1 active, or two
consecutive SQ1s will cause the part to finish the acquisition
phase and enter the tracking phase.
Prior to initial acquisition the NCO is inactive (0Hz) and
carrier phase measurement are done on a symbol by symbol
basis. After acquisition, coherent DPSK demodulation is in
effect. After a brief setup time as illustrated on the timeline,
the signal begins to emerge from the demodulator.
It takes 7 more symbols to seed the descrambler before valid
data is available. This occurs in time for the SFD to be received.
At this time the demodulator is tracking and in the coherent
PSK demodulation mode so it will no longer acquire new
signals. If a much larger signal overrides the signal being
demodulated (a collision), the demodulator will abort the
tracking process and attempt to acquire the new signal. Failure
to find an SFD within the SFD timeout interval will result in a
receiver reset and return to acquisition mode.
2
20 SYMBOLS
56 SYMBOL SYNC
SFD
TX
POWER
RAMP
20 SYMBOLS
7 SYM
16 SYMBOLS
AGC SETTLE AND LOCK
VERIFY AND CIR/FREQUENCY
SFD DET
SEED
FIGURE 16. ACQUISITION TIMELINE, NON DIVERSITY
AND INITIAL DETECTION
ESTIMATION AND CMF/NCO
JAMMING
DESCRAMBLER
START SFD SEARCH
START DATA
PREAMBLE/HEADER
CRC-16
TX_AGC_IN
VREF
IREF
ANTSEL
CCA
TX_DATA
SCRAMBLER
TXD
RXCLK
MODULATOR,
TXI+/-
TXQ+/-
BARKER/CCK
TIMING
GENERATOR
VDDA (ANALOG)
VDD (DIGITAL)
GND (ANALOG)
GND (DIGITAL)
TXCLK
TX_RDY
TX_PE
ANTSEL
MCLK
MCLK
FIGURE 17. DSSS BASEBAND PROCESSOR, TRANSMIT SECTION
TX AGC
CONTROL
TRANSMIT
FILTER
DAC
DAC
TX
STATE
CONTROL
TX_IF_AGC
GENERATOR
6-BIT
DAC
REGISTER
6-BIT
ADC
MAC
CONTROL
SIGNALS
INTERNAL
SIGNALS
ISL3873A


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn