Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL3873A Datasheet(PDF) 8 Page - Intersil Corporation

Part No. ISL3873A
Description  Wireless LAN Integrated Medium Access Controller with Baseband Processor
Download  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL3873A Datasheet(HTML) 8 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 8 / 42 page
background image
8
SYNTHCLK(PK1) Width Hi
tH1
tCYC/2 - 10
-
tCYC/2 + 10
ns
SYNTHCLK(PK1) Width Lo
tL1
tCYC/2 - 10
-
tCYC/2 + 10
ns
SERIAL PORT
SYNTHCLK(PK1) Clock Period
tCYC
83ns
-
4000
ns
Low Width
tH1,tL1
tCYC/2 -10
-
tCYC/2 + 10
ns
Delay from Clock Falling Edge to SPCSx, SPAS, SPREAD,
SYNTHDATA(PK2) Outputs
tCD
-10
-
ns
Setup Time of SYTHNDATA(PK2) Read to SYTHNCLK(PK1) Falling Edge
tDRS
15
-
-
ns
Hold Time of SYTHNDATA(PK2) Read from SYTHNCLK(PK1) Falling Edge
tDRH
0-
-
Hold Time of SYTHNDATA(PK2) Write from SYTHNCLK(PK1) Falling Edge
tDWH
0-
-
SYSTEM INTERFACE - PC CARD IO READ 16
Data Delay After HIORD-
tDIORD
--
100
ns
Data Hold Following HIORD-
tHIORD
0-
-
ns
HIORD- Width Time
tWIORD
165
-
-
ns
Address Setup Before HIORD-
tSUA
70
-
-
ns
Address Hold Following HIORD-
tHA
20
-
-
ns
HCE(1,2)- Setup Before HIORD-
tSUCE
5-
-
ns
HCE(1,2)- Hold After HIORD-
tHCE
20
-
-
ns
HREG- Setup Before HIORD-
tSUREG
5-
-
ns
HREG- Hold Following HIORD-
tHREG
0-
-
ns
HINPACK- Delay Falling from HIORD-
tDFINPACK
0
-
45
ns
HINPACK- Delay Rising from HIORDN
dDRINPACK
30
-
45
ns
HWAIT-
tDFWT
-
-
35
ns
Data Delay from HWAIT- Rising
tDRWT
--
0
ns
HWAIT- Width Time
tWWT
-
-
12,000
ns
SYSTEM INTERFACE - PC CARD IO WRITE 16
Data Setup Before HIOWR-
tSUIOWR
30
-
92
ns
Data Hold Following HIOWR-
tHIOWR
20
-
-
ns
HIOWRN- Width Time
tWIOWR
165
-
-
ns
Address Setup Before HIOWR-
tSUA
70
-
-
ns
Address Hold Following HIOWR-
tHA
20
-
-
ns
HCE(1,2)- Setup Before HIOWR-
tSUCE
5-
-
ns
HCE(1,2)- Hold Following HIOWR-
tHCE
20
-
-
ns
HREG- Setup Before HIOWR-
tSUREG
5-
-
ns
HREG- Hold Following HIOWR-
tHREG
0-
-
ns
HWAIT- Delay Falling from HIOWR-
tDFWT
-
-
35
ns
HWAIT- Width Time
tWWT
-
-
12,000
ns
HIOWRN High from HWAIT- High
tDRIOWR
0-
-
ns
BASEBAND SIGNALS
Full Scale Input Voltage (VP-P)
0.25
0.50
1.0
V
Input Bandwidth (-0.5dB)
-20
-
MHz
Input Capacitance
-5
-
pF
Input Impedance (DC)
5-
-
k
FS (Sampling Frequency)
--
22
MHz
AC Electrical Specifications
(Continued)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
ISL3873A


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn