Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC54-74HC390 Datasheet(PDF) 1 Page - ON Semiconductor

Part No. MC54-74HC390
Description  Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC54-74HC390 Datasheet(HTML) 1 Page - ON Semiconductor

  MC54-74HC390 Datasheet HTML 1Page - ON Semiconductor MC54-74HC390 Datasheet HTML 2Page - ON Semiconductor MC54-74HC390 Datasheet HTML 3Page - ON Semiconductor MC54-74HC390 Datasheet HTML 4Page - ON Semiconductor MC54-74HC390 Datasheet HTML 5Page - ON Semiconductor MC54-74HC390 Datasheet HTML 6Page - ON Semiconductor MC54-74HC390 Datasheet HTML 7Page - ON Semiconductor MC54-74HC390 Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
1
REV 6
© Motorola, Inc. 1995
10/95
Dual 4-Stage Binary
Ripple Counter with
÷ 2 and ÷ 5 Sections
High–Performance Silicon–Gate CMOS
The MC54/74HC390 is identical in pinout to the LS390. The device inputs
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
This device consists of two independent 4–bit counters, each composed
of a divide–by–two and a divide–by–five section. The divide–by–two and
divide–by–five counters have separate clock inputs, and can be cascaded to
implement various combinations of
÷ 2 and/or ÷ 5 up to a ÷ 100 counter.
Flip–flops internal to the counters are triggered by high–to–low transitions
of the clock input. A separate, asynchronous reset is provided for each 4–bit
counter. State changes of the Q outputs do not occur simultaneously
because of internal ripple delays. Therefore, decoded output signals are
subject to decoding spikes and should not be used as clocks or strobes
except when gated with the Clock of the HC390.
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
No 7A
• Chip Complexity: 244 FETs or 61 Equivalent Gates
LOGIC DIAGRAM
QA
QB
QC
QD
1, 15
4, 12
2, 14
3, 13
5, 11
6, 10
7, 9
PIN 16 = VCC
PIN 8 = GND
CLOCK A
RESET
CLOCK B
÷ 2
COUNTER
÷ 5
COUNTER
MC54/74HC390
PIN ASSIGNMENT
13
14
15
16
9
10
11
12
5
4
3
2
1
8
7
6
CLOCK Bb
QAb
RESET b
CLOCK Ab
VCC
QDb
QCb
QBb
CLOCK Ba
QAa
RESET a
CLOCK Aa
GND
QDa
QCa
QBa
FUNCTION TABLE
Clock
A
B
Reset
Action
X
X
H
Reset
÷ 2 and ÷ 5
X
L
Increment
÷ 2
X
L
Increment
÷ 5
D SUFFIX
SOIC PACKAGE
CASE 751B–05
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXD
Ceramic
Plastic
SOIC
1
16
1
16
J SUFFIX
CERAMIC PACKAGE
CASE 620–10
1
16


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn