Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X40430V14I-B Datasheet(PDF) 3 Page - Intersil Corporation

Part # X40430V14I-B
Description  Triple Voltage Monitor with Integrated CPU Supervisor
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X40430V14I-B Datasheet(HTML) 3 Page - Intersil Corporation

  X40430V14I-B Datasheet HTML 1Page - Intersil Corporation X40430V14I-B Datasheet HTML 2Page - Intersil Corporation X40430V14I-B Datasheet HTML 3Page - Intersil Corporation X40430V14I-B Datasheet HTML 4Page - Intersil Corporation X40430V14I-B Datasheet HTML 5Page - Intersil Corporation X40430V14I-B Datasheet HTML 6Page - Intersil Corporation X40430V14I-B Datasheet HTML 7Page - Intersil Corporation X40430V14I-B Datasheet HTML 8Page - Intersil Corporation X40430V14I-B Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
3
FN8251.0
July 29, 2005
PRINCIPLES OF OPERATION
Power-on Reset
Applying power to the X40430, X40431, X40434,
X40435 activates a Power-on Reset Circuit that pulls
the RESET/RESET pins active. This signal provides
several benefits.
– It prevents the system microprocessor from starting
to operate with insufficient voltage.
– It prevents the processor from operating prior to sta-
bilization of the oscillator.
– It allows time for an FPGA to download its configura-
tion prior to initialization of the circuit.
– It prevents communication to the EEPROM, greatly
reducing the likelihood of data corruption on power-up.
When VCC exceeds the device VTRIP1 threshold value
for tPURST (selectable) the circuit releases the RESET
(X40431, X40435) and RESET (X40430, X40434) pin
allowing the system to begin operation.
Figure 1. Connecting a Manual Reset Push-Button
Manual Reset
By connecting a push-button directly from MR to ground,
the designer adds manual system reset capability. The
MR pin is LOW while the push-button is closed and
RESET/RESET pin remains HIGH/LOW until the push-
button is released and for tPURST thereafter.
5MR
Manual Reset Input. Pulling the MR pin LOW initiates a system reset. The RESET/RESET pin will re-
main HIGH/LOW until the pin is released and for the tPURST thereafter.
6
RESET/
RESET
RESET Output. (X40431, X40435) This open drain pin is an active LOW output which goes LOW when-
ever VCC falls below VTRIP1 voltage or if manual reset is asserted. This output stays active for the pro-
grammed time period (tPURST) on power-up. It will also stay active until manual reset is released and for
tPURST thereafter.
RESET Output. (X40430, X40434) This pin is an active HIGH CMOS output which goes HIGH when-
ever VCC falls below VTRIP1 voltage or if manual reset is asserted. This output stays active for the pro-
grammed time period (tPURST) on power-up. It will also stay active until manual reset is released and for
tPURST thereafter.
7VSS
Ground
8SDA
Serial Data. SDA is a bidirectional pin used to transfer data into and out of the device. It has an open
drain output and may be wire ORed with other open drain or open collector outputs. This pin requires a
pull up resistor and the input buffer is always active (not gated).
Watchdog Input. A HIGH to LOW transition on the SDA (while SCL is toggled from HIGH to LOW and
followed by a stop condition) restarts the Watchdog timer. The absence of this transition within the
watchdog time out period results in WDO going active.
9SCL
Serial Clock. The Serial Clock controls the serial bus timing for data input and output.
10
WP
Write Protect. WP HIGH prevents writes to any location in the device (including all the registers). It has
an internal pull down resistor (>10M
Ω typical).
11
V3MON
V3 Voltage Monitor Input. When the V3MON input is less than the VTRIP3 voltage, V3FAIL goes LOW.
This input can monitor an unregulated power supply with an external resistor divider or can monitor a
third power supply with no external components. Connect V3MON to VSS or VCC when not used. The
V3MON comparator is supplied by the V3MON input.
12
V3FAIL
V3 Voltage Fail Output. This open drain output goes LOW when V3MON is less than VTRIP3 and goes
HIGH when V3MON exceeds VTRIP3. There is no power-up reset delay circuitry on this pin.
13
WDO
WDO Output. WDO is an active LOW, open drain output which goes active whenever the watchdog
timer goes active.
14
VCC
Supply Voltage
PIN DESCRIPTION (Continued)
Pin
Name
Function
VCC
MR
System
Reset
Manual
Reset
X40430, X40434
RESET
X40430, X40431, X40434, X40435


Similar Part No. - X40430V14I-B

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X40430V14I-B XICOR-X40430V14I-B Datasheet
419Kb / 24P
   4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40430V14I-B INTERSIL-X40430V14I-B Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40430V14I-B RENESAS-X40430V14I-B Datasheet
1,014Kb / 26P
   4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor
May 24, 2006
More results

Similar Description - X40430V14I-B

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X40430 INTERSIL-X40430_06 Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40030 RENESAS-X40030 Datasheet
917Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40030 INTERSIL-X40030_13 Datasheet
344Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40030 INTERSIL-X40030_06 Datasheet
354Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40430 RENESAS-X40430 Datasheet
1,014Kb / 26P
   4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor
May 24, 2006
logo
Xicor Inc.
X40430 XICOR-X40430 Datasheet
419Kb / 24P
   4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40030 INTERSIL-X40030 Datasheet
322Kb / 21P
   Triple Voltage Monitor with Intergrated CPU Supervisor
logo
Renesas Technology Corp
X40010 RENESAS-X40010 Datasheet
933Kb / 24P
   Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Xicor Inc.
X40010 XICOR-X40010 Datasheet
124Kb / 25P
   Dual Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40410 RENESAS-X40410 Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com