Electronic Components Datasheet Search |
|
X4643V8I-4.5A Datasheet(PDF) 9 Page - Intersil Corporation |
|
X4643V8I-4.5A Datasheet(HTML) 9 Page - Intersil Corporation |
9 / 21 page 9 FN8123.0 March 29, 2005 Serial Write Operations BYTE WRITE For a write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge, and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the device begins the inter- nal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 8. Figure 8. Byte Write Sequence A write to a protected block of memory will suppress the acknowledge bit. Page Write The device is capable of a page write operation. It is initiated in the same manner as the byte write opera- tion; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8-bit bytes. After the receipt of each byte, the device will respond with an acknowl- edge, and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it “rolls over” and goes back to ‘0’ on the same page. This means that the master can write 64-bytes to the page starting at any location on that page. If the master begins writing at location 60, and loads 12-bytes, then the first 4- bytes are written to locations 60 through 63, and the last 8-bytes are written to locations 0 through 7. After- wards, the address counter would point to location 8 of the page that was just written. If the master supplies more than 64-bytes of data, then new data over-writes the previous data, one byte at a time. Figure 9. Page Write Operation S t a r S t o Slave Word Address Byte 0 Data A C K A C K A C K SDA Bus Signals from the Slave Signals from the Master 0 Word Address Byte 1 A C K 0 1 0 1 S t a r S t o Slave Word Ad- Data A C A C A C SDA Bus Signals from the Slave Signals from the Master 0 Data A C (1 < n < 64) Word Ad- A C 1 0 10 X4643, X4645 |
Similar Part No. - X4643V8I-4.5A |
|
Similar Description - X4643V8I-4.5A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |