Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X4043 Datasheet(PDF) 9 Page - Intersil Corporation

Part # X4043
Description  CPU Supervisor with 4kbit EEPROM
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X4043 Datasheet(HTML) 9 Page - Intersil Corporation

Back Button X4043 Datasheet HTML 5Page - Intersil Corporation X4043 Datasheet HTML 6Page - Intersil Corporation X4043 Datasheet HTML 7Page - Intersil Corporation X4043 Datasheet HTML 8Page - Intersil Corporation X4043 Datasheet HTML 9Page - Intersil Corporation X4043 Datasheet HTML 10Page - Intersil Corporation X4043 Datasheet HTML 11Page - Intersil Corporation X4043 Datasheet HTML 12Page - Intersil Corporation X4043 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
9
FN8118.1
September 30, 2005
The state of the control register can be read at any time
by performing a random read at address 1FFh, using
the special preamble. Only one byte is read by each
register read operation. The X4043/45 resets itself after
the first byte is read. The master should supply a stop
condition to be consistent with the bus protocol, but a
stop is not required to end this operation.
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the memory and to
the Register during a write operation. This bit is a vola-
tile latch that powers up in the LOW (disabled) state.
While the WEL bit is LOW, writes to any address,
including any control registers will be ignored (no
acknowledge will be issued after the Data Byte). The
WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register. Once
set, WEL remains set until either it is reset to 0 (by
writing a “0” to the WEL bit and zeroes to the other bits
of the control register) or until the part powers up
again. Writes to the WEL bit do not cause a nonvolatile
write cycle, so the device is ready for the next opera-
tion immediately after the stop condition.
BP2, BP1, BP0: Block Protect Bits (Nonvolatile)
The block protect bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to
a protected block of memory is ignored. The block pro-
tect bits will prevent write operations to one of eight
segments of the array.
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the
watchdog timer. The options are shown below.
Writing to the Control Register
Changing any of the nonvolatile bits of the control reg-
ister requires the following steps:
– Write a 02H to the control register to set the write
enable latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceeded by a start and ended with a stop).
– Write a 06H to the control register to set both the
register write enable latch (RWEL) and the WEL bit.
This is also a volatile cycle. The zeros in the data
byte are required. (Operation preceeded by a start
and ended with a stop).
– Write a value to the control register that has all the
control bits set to the desired state. This can be rep-
resented as 0xys t01r in binary, where xy are the
WD bits, and rst are the BP bits. (Operation pre-
ceeded by a start and ended with a stop). Since this
is a nonvolatile write cycle it will take up to 10ms to
complete. The RWEL bit is reset by this cycle and
the sequence must be repeated to change the non-
volatile bits again. If bit 2 is set to ‘1’ in this third step
(0xys t11r) then the RWEL bit is set, but the WD1,
WD0, BP2, BP1 and BP0 bits remain unchanged.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and
returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device con-
sisting of [02H, 06H, 02H] will reset all of the nonvola-
tile bits in the control register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
76
5
4
3
2
1
0
0
WD1
WD0
BP1
BP0
RWEL
WEL
BP2
Protected Addresses
(Size)
Array Lock
0
0
0
None (factory setting)
None
0
0
1
180h - 1FFh (128 bytes)
Upper 1/4 (Q4)
0
1
0
100h - 1FFh (256 bytes)
Upper 1/2 (Q3,Q4)
0
1
1
000h - 1FFh (512 bytes)
Full Array (All)
1
0
0
000h - 00Fh (16 bytes)
First Page (P1)
1
0
1
000h - 01Fh (32 bytes)
First 2 pgs (P2)
1
1
0
000h - 03Fh (64 bytes)
First 4 pgs (P4)
1
1
1
000h - 07Fh (128 bytes)
First 8 pgs (P8)
WD1
WD0
Watchdog Time Out Period
0
0
1.4 seconds
0
1
600 milliseconds
1
0
200 milliseconds
1
1
Disabled (factory setting)
X4043, X4045


Similar Part No. - X4043

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4043 INTERSIL-X4043 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
logo
Renesas Technology Corp
X4043 RENESAS-X4043 Datasheet
908Kb / 24P
   4k, 512 x 8 Bit CPU Supervisor with 4kbit EEPROM
logo
Intersil Corporation
X4043-45 INTERSIL-X4043-45 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
X40430 INTERSIL-X40430 Datasheet
381Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Xicor Inc.
X40430 XICOR-X40430 Datasheet
419Kb / 24P
   4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
More results

Similar Description - X4043

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4043 INTERSIL-X4043_06 Datasheet
371Kb / 24P
   CPU Supervisor with 4kbit EEPROM
X4043-45 INTERSIL-X4043-45 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
logo
Renesas Technology Corp
X40430 RENESAS-X40430 Datasheet
1,014Kb / 26P
   4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor
May 24, 2006
logo
Xicor Inc.
X40430 XICOR-X40430 Datasheet
419Kb / 24P
   4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
logo
Renesas Technology Corp
X40410 RENESAS-X40410 Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
X4043 RENESAS-X4043 Datasheet
908Kb / 24P
   4k, 512 x 8 Bit CPU Supervisor with 4kbit EEPROM
logo
Intersil Corporation
X4323 INTERSIL-X4323_06 Datasheet
342Kb / 22P
   CPU Supervisor with 32k EEPROM
X4163 INTERSIL-X4163_06 Datasheet
352Kb / 22P
   CPU Supervisor with 16K EEPROM
X4163 INTERSIL-X4163 Datasheet
333Kb / 21P
   CPU Supervisor with 16K EEPROM
X4283 INTERSIL-X4283_06 Datasheet
344Kb / 22P
   CPU Supervisor with 128K EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com