 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD78F4216AGC-8EU Datasheet(PDF) 34 Page - NEC |
|
||||||||||||||||||||||||||||||
UPD78F4216AGC-8EU Datasheet(HTML) 34 Page - NEC |
|
|
34 / 60 page  Data Sheet U14125EJ1V0DS00 34 µµµµPD78F4216A, 78F4218A, 78F4216AY, 78F4218AY AC Characteristics (2) External wait timing Parameter Symbol Conditions MIN. TYP. MAX. Unit VDD = 5.0 V ±10% (2 + a)T − 40 ns VDD = 3.0 V ±10% (2 + a)T − 60 ns Input time from address to WAIT ↓ tDAWT VDD = 2.0 V ±5% (2 + a)T − 300 ns VDD = 5.0 V ±10% 1.5T − 40 ns VDD = 3.0 V ±10% 1.5T − 60 ns Input time from ASTB ↓ to WAIT ↓ tDSTWT VDD = 2.0 V ±5% 1.5T − 260 ns VDD = 5.0 V ±10% (0.5 + n)T + 5ns VDD = 3.0 V ±10% (0.5 + n)T + 10 ns Hold time from ASTB ↓ to WAIT tHSTWT VDD = 2.0 V ±5% (0.5 + n)T + 30 ns VDD = 5.0 V ±10% (1.5 + n)T − 40 ns VDD = 3.0 V ±10% (1.5 + n)T − 60 ns Delay time from ASTB ↓ to WAIT ↑ tDSTWTH VDD = 2.0 V ±5% (1.5 + n)T − 90 ns VDD = 5.0 V ±10% T − 40 ns VDD = 3.0 V ±10% T − 60 ns Input time from RD ↓ to WAIT↓ tDRWTL VDD = 2.0 V ±5% T − 70 ns VDD = 5.0 V ±10% nT + 5ns VDD = 3.0 V ±10% nT + 10 ns Hold time from RD ↓ to WAIT↓ tHRWT VDD = 2.0 V ±5% nT + 30 ns VDD = 5.0 V ±10% (1 + n)T − 40 ns VDD = 3.0 V ±10% (1 + n)T − 60 ns Delay time from RD ↓ to WAIT↑ tDRWTH VDD = 2.0 V ±5% (1 + n)T − 90 ns VDD = 5.0 V ±10% 0.5T − 5ns VDD = 3.0 V ±10% 0.5T − 10 ns Data input time from WAIT ↑ tDWTID VDD = 2.0 V ±5% 0.5T − 30 ns VDD = 5.0 V ±10% 0.5T ns VDD = 3.0 V ±10% 0.5T ns Delay time from WAIT ↑ to RD↑ tDWTR VDD = 2.0 V ±5% 0.5T + 5ns VDD = 5.0 V ±10% 0.5T ns VDD = 3.0 V ±10% 0.5T ns Delay time from WAIT ↑ to WR↑ tDWTW VDD = 2.0 V ±5% 0.5T + 5ns VDD = 5.0 V ±10% T − 40 ns VDD = 3.0 V ±10% T − 60 ns Input time from WR ↓ to WAIT↓ tDWWTL VDD = 2.0 V ±5% T − 90 ns VDD = 5.0 V ±10% nT + 5ns VDD = 3.0 V ±10% nT + 10 ns Hold time from WR ↓ to WAIT tHWWT VDD = 2.0 V ±5% nT + 30 ns VDD = 5.0 V ±10% (1 + n)T − 40 ns VDD = 3.0 V ±10% (1 + n)T − 60 ns Delay time from WR ↓ to WAIT↑ tDWWTH VDD = 2.0 V ±5% (1 + n)T − 90 ns Remark T: tCYK = 1/fXX (fXX: main system clock frequency) a: 1 (during address wait), otherwise, 0 n: Number of wait states (n ≥ 0) |
Similar Part No. - UPD78F4216AGC-8EU |
|
Similar Description - UPD78F4216AGC-8EU |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
