Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EDS2516CDTA Datasheet(PDF) 1 Page - Elpida Memory

Part No. EDS2516CDTA
Description  256M bits SDRAM (16M words x 16 bits)
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDS2516CDTA Datasheet(HTML) 1 Page - Elpida Memory

  EDS2516CDTA Datasheet HTML 1Page - Elpida Memory EDS2516CDTA Datasheet HTML 2Page - Elpida Memory EDS2516CDTA Datasheet HTML 3Page - Elpida Memory EDS2516CDTA Datasheet HTML 4Page - Elpida Memory EDS2516CDTA Datasheet HTML 5Page - Elpida Memory EDS2516CDTA Datasheet HTML 6Page - Elpida Memory EDS2516CDTA Datasheet HTML 7Page - Elpida Memory EDS2516CDTA Datasheet HTML 8Page - Elpida Memory EDS2516CDTA Datasheet HTML 9Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 50 page
background image
Document No. E0545E40 (Ver. 4.0)
Date Published March 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2004-2005
PRELIMINARY DATA SHEET
256M bits SDRAM
EDS2516CDTA (16M words
× 16 bits)
Description
The EDS2516CDTA is 256M bits SDRAMs organized
as 4,194,304 words
× 16 bits × 4 banks. All inputs and
outputs are synchronized with the positive edge of the
clock.
They are packaged in 54-pin plastic TSOP (II).
Features
• 2.5V power supply
• Clock frequency: 133MHz (max.)
• Single pulsed /RAS
• ×16 organization
• 4 banks can operate simultaneously and
independently
• Burst read/write operation and burst read/single
write operation capability
• 2 variations of burst sequence
 Sequential (BL = 1, 2, 4, 8, full page)
 Interleave (BL = 1, 2, 4, 8)
• Programmable /CAS latency (CL): 2, 3
• Byte control by UDQM and LDQM
• Refresh cycles: 8192 refresh cycles/64ms
• 2 variations of refresh
 Auto refresh
 Self refresh
• TSOP (II) package with lead free solder (Sn-Bi)
Pin Configurations
/xxx indicate active low signal.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
NC
UDQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
VSS
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10
A0
A1
A2
A3
VDD
54-pin Plastic TSOP (II)
(Top view)
Address input
Bank select address
Data-input/output
Chip select
Row address strobe
Column address strobe
Write enable
Input/output mask
Clock enable
Clock input
Power for internal circuit
Ground for internal circuit
Power for DQ circuit
Ground for DQ circuit
No connection
A0 to A12
BA0, BA1
DQ0 to DQ15
/CS
/RAS
/CAS
/WE
UDQM,LDQM
CKE
CLK
VDD
VSS
VDDQ
VSSQ
NC


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn