Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EDS1232CASE Datasheet(PDF) 10 Page - Elpida Memory

Part # EDS1232CASE
Description  128M bits SDRAM (4M words x 32 bits)
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDS1232CASE Datasheet(HTML) 10 Page - Elpida Memory

Back Button EDS1232CASE Datasheet HTML 6Page - Elpida Memory EDS1232CASE Datasheet HTML 7Page - Elpida Memory EDS1232CASE Datasheet HTML 8Page - Elpida Memory EDS1232CASE Datasheet HTML 9Page - Elpida Memory EDS1232CASE Datasheet HTML 10Page - Elpida Memory EDS1232CASE Datasheet HTML 11Page - Elpida Memory EDS1232CASE Datasheet HTML 12Page - Elpida Memory EDS1232CASE Datasheet HTML 13Page - Elpida Memory EDS1232CASE Datasheet HTML 14Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 53 page
background image
EDS1232CASE
Data Sheet E0351E30 (Ver. 3.0)
10
Pin Function
CLK (input pin)
CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE (input pins)
CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is
invalid. If the CLK rising edge is invalid, the internal clock is not issued and the Synchronous DRAM suspends
operation.
When the Synchronous DRAM is not in burst mode and CKE is negated, the device enters power down mode.
During power down mode, CKE must remain low.
/CS (input pins)
/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, and /WE (input pins)
/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the
command table.
A0 to A11 (input pins)
Row Address is determined by A0 to A11 at the CLK (clock) rising edge in the active command cycle.
Column Address is determined by A0 to A7 at the CLK rising edge in the read or write command cycle.
A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged;
when A10 is low, only the bank selected by BA0 and BA1 is precharged.
When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
BA0 and BA1 (input pin)
BA0 and BA1 are bank select signal. (See Bank Select Signal Table)
[Bank Select Signal Table]
BA0
BA1
Bank 0
L
L
Bank 1
H
L
Bank 2
L
H
Bank 3
H
H
Remark:
H: VIH. L: VIL.
DQM (input pins)
DQM controls I/O buffers. DQM0 controls DQ0 to 7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23,
DQM3 controls DQ24 to DQ31. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM
high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In
write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is
high. The DQM latency for the write is zero.
DQ0 to DQ31 (input/output pins)
DQ pins have the same function as I/O pins on a conventional DRAM.
VDD, VSS, VDDQ, VSSQ (Power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.


Similar Part No. - EDS1232CASE

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDS1232CABB ELPIDA-EDS1232CABB Datasheet
564Kb / 55P
   128M bits SDRAM
EDS1232CABB-1A-E ELPIDA-EDS1232CABB-1A-E Datasheet
564Kb / 55P
   128M bits SDRAM
EDS1232CABB-1AL-E ELPIDA-EDS1232CABB-1AL-E Datasheet
564Kb / 55P
   128M bits SDRAM
EDS1232CABB-75-E ELPIDA-EDS1232CABB-75-E Datasheet
564Kb / 55P
   128M bits SDRAM
EDS1232CABB-75L-E ELPIDA-EDS1232CABB-75L-E Datasheet
564Kb / 55P
   128M bits SDRAM
More results

Similar Description - EDS1232CASE

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDS1232AASE ELPIDA-EDS1232AASE Datasheet
581Kb / 53P
   128M bits SDRAM (4M words x 32 bits)
EDS1232AATA-75L-E ELPIDA-EDS1232AATA-75L-E Datasheet
573Kb / 53P
   128M bits SDRAM (4M words x 32 bits)
EDD1232AAFA ELPIDA-EDD1232AAFA Datasheet
601Kb / 50P
   128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AABH ELPIDA-EDD1232AABH Datasheet
621Kb / 50P
   128M bits DDR SDRAM (4M words x 32 bits)
EDS1216AABH ELPIDA-EDS1216AABH Datasheet
712Kb / 49P
   128M bits SDRAM (8M words x 16 bits)
EDS6416AHTA ELPIDA-EDS6416AHTA Datasheet
696Kb / 49P
   64M bits SDRAM (4M words x 16 bits)
EDS6416AHBH ELPIDA-EDS6416AHBH Datasheet
716Kb / 49P
   64M bits SDRAM (4M words x 16 bits)
EDD1216AATA ELPIDA-EDD1216AATA Datasheet
569Kb / 49P
   128M bits DDR SDRAM (8M words x 16 bits)
EDS6432AFTA ELPIDA-EDS6432AFTA Datasheet
704Kb / 49P
   64M bits SDRAM (2M words x 32 bits)
EDD1216AASE ELPIDA-EDD1216AASE Datasheet
582Kb / 49P
   128M bits DDR SDRAM (8M words x 16 bits)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com