Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EDD2508AKTA-5 Datasheet(PDF) 24 Page - Elpida Memory

Part No. EDD2508AKTA-5
Description  256M bits DDR SDRAM (32M words x 8 bits, DDR400)
Download  48 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ELPIDA [Elpida Memory]
Homepage  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDD2508AKTA-5 Datasheet(HTML) 24 Page - Elpida Memory

Back Button EDD2508AKTA-5 Datasheet HTML 20Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 21Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 22Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 23Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 24Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 25Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 26Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 27Page - Elpida Memory EDD2508AKTA-5 Datasheet HTML 28Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 48 page
background image
EDD2508AKTA-5
Preliminary Data Sheet E0349E60 (Ver. 6.0)
24
CK
/CK
VTT
VTT
DQS
DQ
CL = 3
Command
t0
t0.5
t1
t1.5
t2
t2.5
t3
t3.5
t4
t4.5
t5
t5.5
out0
out1
out2
out3
tRPST
tAC,tDQSCK
READ
NOP
tRPRE
Read Operation (/CAS Latency)
Write operation
The burst length (BL) and the burst type (BT) of the mode register are referred when a write command is issued.
The burst length (BL) determines the length of a sequential data input by the write command that can be set to 2, 4,
or 8. The latency from write command to data input is fixed to 1. The starting address of the burst read is defined by
the column address, the bank select address which are loaded via the A0 to A12, BA0 to BA1 pins in the cycle when
the write command is issued. DQS should be input as the strobe for the input-data and DM as well during burst
operation. tWPRE prior to the first rising edge of the DQS should be set to Low and tWPST after the last falling edge
of the data strobe can be set to High-Z. The leading low period of DQS is referred as write preamble. The last low
period of DQS is referred as write postamble.
in1
in0
in1
in2
in3
in0
in1
in2
in3
in4
in5
in6
in7
CK
/CK
Address
DQS
DQ
BL = 2
BL = 4
BL = 8
Command
BL: Burst length
t1
t0
tn tn+0.5 tn+1
tn+2
tn+3
tn+4
tn+5
in0
ACT
NOP
NOP
NOP
WRITE
tWPRE
tWPRES
;;
;;;
;
;
Row
Column
tRCD
tWPST
Write Operation


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn