Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EDD2504AKTA-E Datasheet(PDF) 5 Page - Elpida Memory

Part No. EDD2504AKTA-E
Description  256M bits DDR SDRAM (64M words x 4 bits)
Download  49 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ELPIDA [Elpida Memory]
Homepage  http://www.elpida.com/en
Logo 

EDD2504AKTA-E Datasheet(HTML) 5 Page - Elpida Memory

 
Zoom Inzoom in Zoom Outzoom out
 5 / 49 page
background image
EDD2504AKTA-E
Data Sheet E0610E10 (Ver. 1.0)
5
DC Characteristics 1 (TA = 0 to +70
°C, VDD, VDDQ = 2.5V ± 0.2V, VSS, VSSQ = 0V)
Parameter
Symbol
Grade
max.
Unit
Test condition
Notes
Operating current (ACT-PRE)
IDD0
-6B
-7A, -7B
100
90
mA
CKE ≥ VIH,
tRC = tRC (min.)
1, 2, 9
Operating current
(ACT-READ-PRE)
IDD1
-6B
-7A, -7B
125
110
mA
CKE ≥ VIH, BL = 4,
CL = 2.5,
tRC = tRC (min.)
1, 2, 5
Idle power down standby
current
IDD2P
3
mA
CKE ≤ VIL
4
Floating idle standby current
IDD2F
-6B
-7A, -7B
25
20
mA
CKE ≥ VIH, /CS ≥ VIH
DQ, DQS, DM = VREF
4, 5
Quiet idle standby current
IDD2Q
-6B
-7A, -7B
20
18
mA
CKE ≥ VIH, /CS ≥ VIH
DQ, DQS, DM = VREF
4, 10
Active power down standby
current
IDD3P
-6B
-7A, -7B
20
18
mA
CKE ≤ VIL
3
Active standby current
IDD3N
-6B
-7A, -7B
55
50
mA
CKE ≥ VIH, /CS ≥ VIH
tRAS = tRAS (max.)
3, 5, 6
Operating current
(Burst read operation)
IDD4R
-6B
-7A, -7B
170
150
mA
CKE ≥ VIH, BL = 2,
CL = 2.5
1, 2, 5, 6
Operating current
(Burst write operation)
IDD4W
-6B
-7A, -7B
180
160
mA
CKE ≥ VIH, BL = 2,
CL = 2.5
1, 2, 5, 6
Auto Refresh current
IDD5
-6B
-7A, -7B
170
165
mA
tRFC = tRFC (min.),
Input ≤ VIL or ≥ VIH
Self refresh current
IDD6
3
mA
Input ≥ VDD – 0.2 V
Input ≤ 0.2 V
Operating current
(4 banks interleaving)
IDD7A
-6B
-7A, -7B
320
270
mA
BL = 4
1, 5, 6, 7
Notes: 1. These IDD data are measured under condition that DQ pins are not connected.
2. One bank operation.
3. One bank active.
4. All banks idle.
5. Command/Address transition once per one clock cycle.
6. DQ, DM and DQS transition twice per one clock cycle.
7. 4 banks active. Only one bank is running at tRC = tRC (min.)
8. The IDD data on this table are measured with regard to tCK = tCK (min.) in general.
9. Command/Address transition once every two clock cycle.
10. Command/Address stable at ≥ VIH or ≤ VIL.
DC Characteristics 2 (TA = 0 to +70
°C, VDD, VDDQ = 2.5V ± 0.2V, VSS, VSSQ = 0V)
Parameter
Symbol
min.
max.
Unit
Test condition
Notes
Input leakage current
ILI
–2
2
µA
VDD ≥ VIN ≥ VSS
Output leakage current
ILO
–5
5
µA
VDDQ ≥ VOUT ≥ VSS
Output high current
IOH
–15.2
mA
VOUT = 1.95V
Output low current
IOL
15.2
mA
VOUT = 0.35V


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn