Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EBD25UC8AKFA-5 Datasheet(PDF) 8 Page - Elpida Memory

Part No. EBD25UC8AKFA-5
Description  256MB Unbuffered DDR SDRAM DIMM (32M words X 64 bits, 1 Rank)
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EBD25UC8AKFA-5 Datasheet(HTML) 8 Page - Elpida Memory

Back Button EBD25UC8AKFA-5 Datasheet HTML 4Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 5Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 6Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 7Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 8Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 9Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 10Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 11Page - Elpida Memory EBD25UC8AKFA-5 Datasheet HTML 12Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
EBD25UC8AKFA-5
Preliminary Data Sheet E0353E30 (Ver. 3.0)
8
Block Diagram
DQ
DQS
DM
DQ0 to DQ7
* U1, U3, U6, U8, U11, U13, U14, U16 : 256M bits DDR SDRAM
U20: 2k bits EEPROM
RS: 22
Notes:
1. The SDA pull-up resistor is required due to
the open-drain/open-collector output.
2. The SCL pull-up resistor is recommended
because of the normal SCL line inacitve
"high" state.
8
DQS0
DM0/DQS9
RS
RS
RS
/CS
U1
/CS0
DQ
DQ8 to DQ15
8
DQS1
DM1/DQS10
RS
RS
RS
U11
DQ
DQ16 to DQ23
8
DQS2
DM2/DQS11
RS
RS
RS
U3
DQ
DQ24 to DQ31
8
DQS3
DM3/DQS12
RS
RS
RS
U13
DQ
DQ32 to DQ39
8
DQS4
DM4/DQS13
RS
RS
RS
U14
DQ
DQ40 to DQ47
8
DQS5
DM5/DQS14
RS
RS
RS
U6
DQ
DQ48 to DQ55
8
DQS6
DM6/DQS15
RS
RS
RS
U16
DQ
DQ56 to DQ63
8
DQS7
DM7/DQS16
RS
RS
RS
U8
A0 to A12 (U1, U3, U6, U8, U11, U13, U14, U16)
BA0, BA1 (U1, U3, U6, U8, U11, U13, U14, U16)
/RAS (U1, U3, U6, U8, U11, U13, U14, U16)
/CAS (U1, U3, U6, U8, U11, U13, U14, U16)
(U1, U3, U6, U8, U11, U13, U14, U16)
(U1, U3, U6, U8, U11, U13, U14, U16)
CKE0
U1, U3, U6, U8, U11, U13, U14, U16
U1, U3, U6, U8, U11, U13, U14, U16
VDD
VSS
VREF
VDDID
open
Clock wiring
Note: Wire per Clock loading table/Wiring diagrams.
DQS
DM
/CS
DQS
DM
/CS
DQS
DM
/CS
DQS
DM
/CS
DQS
DM
/CS
DQS
DM
/CS
DQS
DM
/CS
Clock input
CK0, /CK0
CK1, /CK1
CK2, /CK2
DDR SDRAMS
2DRAM loads
3DRAM loads
3DRAM loads
Serial PD
SDA
A0
A1
A2
SA0
SA1
SA2
SCL
SCL
U20
SDA
A0 to A12
BA0, BA1
/RAS
/CAS
/WE
5.1
5.1
5.1
5.1
5.1
U1, U3, U6, U8, U11, U13, U14, U16


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn