Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EBD21RD4ADNA Datasheet(PDF) 6 Page - Elpida Memory

Part No. EBD21RD4ADNA
Description  2GB Registered DDR SDRAM DIMM (256M words X72 bits, 2 Ranks)
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ELPIDA [Elpida Memory]
Homepage  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EBD21RD4ADNA Datasheet(HTML) 6 Page - Elpida Memory

Back Button EBD21RD4ADNA Datasheet HTML 2Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 3Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 4Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 5Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 6Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 7Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 8Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 9Page - Elpida Memory EBD21RD4ADNA Datasheet HTML 10Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
EBD21RD4ADNA
Preliminary Data Sheet E0433E10 (Ver. 1.0)
6
Byte No.
Function described
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Hex value
Comments
27
Minimum row precharge time (tRP)
-6B
0
1
0
0
1
0
0
0
48H
18ns
-7A, -7B
0
1
0
1
0
0
0
0
50H
20ns
28
Minimum row active to row active
delay (tRRD)
-6B
0
0
1
1
0
0
0
0
30H
12ns
-7A, -7B
0
0
1
1
1
1
0
0
3CH
15ns
29
Minimum /RAS to /CAS delay (tRCD)
-6B
0
1
0
0
1
0
0
0
48H
18ns
-7A, -7B
0
1
0
1
0
0
0
0
50H
20ns
30
Minimum active to precharge time
(tRAS)
-6B
0
0
1
0
1
0
1
0
2AH
42ns
-7A, -7B
0
0
1
0
1
1
0
1
2DH
45ns
31
Module rank density
0
0
0
0
0
0
0
1
01H
2 banks
1GB
32
Address and command setup time
before clock (tIS)
-6B
0
1
1
1
0
1
0
1
75H
0.75ns*
3
-7A, -7B
1
0
0
1
0
0
0
0
90H
0.9ns*
3
33
Address and command hold time after
clock (tIH)
-6B
0
1
1
1
0
1
0
1
75H
0.75ns*
3
-7A, -7B
1
0
0
1
0
0
0
0
90H
0.9ns*
3
34
Data input setup time before clock
(tDS)
-6B
0
1
0
0
0
1
0
1
45H
0.45ns*
3
-7A, -7B
0
1
0
1
0
0
0
0
50H
0.5ns*
3
35
Data input hold time after clock (tDH)
-6B
0
1
0
0
0
1
0
1
45H
0.45ns*
3
-7A, -7B
0
1
0
1
0
0
0
0
50H
0.5ns*
3
36 to 40
Superset information
0
0
0
0
0
0
0
0
00H
Future use
41
Active command period (tRC)
-6B
0
0
1
1
1
1
0
0
3CH
60ns*
3
-7A, -7B
0
1
0
0
0
0
0
1
41H
65ns*
3
42
Auto refresh to active/
Auto refresh command cycle (tRFC)
-6B
0
1
0
0
1
0
0
0
48H
72ns*
3
-7A, -7B
0
1
0
0
1
0
1
1
4BH
75ns*
3
43
SDRAM tCK cycle max. (tCK max.)
0
0
1
1
0
0
0
0
30H
12ns*
3
44
Dout to DQS skew
-6B
0
0
1
0
1
1
0
1
2DH
450ps*
3
-7A, -7B
0
0
1
1
0
0
1
0
32H
500ps*
3
45
Data hold skew (tQHS)
-6B
0
1
0
1
0
1
0
1
55H
550ps*
3
-7A, -7B
0
1
1
1
0
1
0
1
75H
750ps*
3
46 to 61
Superset information
0
0
0
0
0
0
0
0
00H
Future use
62
SPD revision
0
0
0
0
0
0
0
0
00H
Initial


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn