74HC174D-Q100 datasheet(7/16 Pages) NEXPERIA

Part #	74HC174D-Q100

Description	Hex D-type flip-flop with reset; positive-edge trigger

Download	16 Pages

Scroll/Zoom	100%

Manufacturer	NEXPERIA [Nexperia B.V. All rights reserved]

Direct Link	https://www.nexperia.com/

Logo

7 / 16 page

74HC_HCT174_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 17 April 2013

7 of 16

Nexperia

74HC174-Q100; 74HCT174-Q100

Hex D-type flip-flop with reset; positive-edge trigger

tPHL

HIGH to LOW

propagation

delay

MR to Qn; see Figure 7

VCC = 2.0 V

-

44

150

-

190

-

225

ns

VCC = 4.5 V

-

16

30

-

38

-

45

ns

VCC = 5.0 V; CL = 15 pF

-

13

-

---

-

ns

VCC = 6.0 V

-

13

26

-

33

-

38

ns

tt

transition time

Qn output; see Figure 6

[2]

VCC = 2.0 V

-

19

75

-

95

-

110

ns

VCC = 4.5 V

-

7

15

-

19

-

22

ns

VCC = 6.0 V

-

6

13

-

16

-

19

ns

tW

pulse width

CP input HIGH or LOW;

see Figure 6

VCC = 2.0 V

80

17

-

100

-

120

-

ns

VCC = 4.5 V

16

6

-

20

-

24

-

ns

VCC = 6.0 V

14

5

-

17

-

20

-

ns

MR input LOW;

see Figure 7

VCC = 2.0 V

80

12

-

100

-

120

-

ns

VCC = 4.5 V

16

4

-

20

-

24

-

ns

VCC = 6.0 V

14

3

-

17

-

20

-

ns

trec

recovery time

MR to CP; see Figure 7

VCC = 2.0 V

+5

11

-

+5

-

+5

-

ns

VCC = 4.5 V

+5

4-

+5

-

+5

-

ns

VCC = 6.0 V

+5

3-

+5

-

+5

-

ns

tsu

set-up time

Dn to CP; see Figure 6

VCC = 2.0 V

60

6

-

75

-

90

-

ns

VCC = 4.5 V

12

2

-

15

-

18

-

ns

VCC = 6.0 V

10

2

-

13

-

15

-

ns

th

hold time

Dn to CP; see Figure 6

VCC = 2.0 V

+3

6-

+3

-

+3

-

ns

VCC = 4.5 V

+3

2-

+3

-

+3

-

ns

VCC = 6.0 V

+3

2-

+3

-

+3

-

ns

fmax

maximum

frequency

CP input; see Figure 6

VCC = 2.0 V

6

30

-

5

-

4

-

MHz

VCC = 4.5 V

30

90

-

24

-

20

-

MHz

VCC = 6.0 V

35

107

-

28

-

24

-

MHz

VCC = 5.0 V; CL = 15 pF

-

99

-

---

-

MHz

CPD

power

dissipation

capacitance

per package;

VI =GND to VCC

[3]

-

17

-

---

-

pF

Table 7.

Dynamic characteristics …continued

GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 8

Symbol Parameter

Conditions

25

C

40 C to +85 C 40 C to +125 C Unit

Min Typ

Max

Min

Max

Min

Max

Similar Part No. - 74HC174D-Q100

Manufacturer	Part #	Datasheet	Description
Nexperia B.V. All right...	74HC174D-Q100	252Kb / 14P	Hex D-type flip-flop with reset; positive-edge trigger Rev. 2 - 26 February 2021

More results

Similar Description - 74HC174D-Q100

Manufacturer	Part #	Datasheet	Description
Integral Corp.	IN74LV174	50Kb / 6P	Hex D-type flip-flop with reset; positive edge-trigger
KODENSHI_AUK CORP.	KK74LV174	294Kb / 6P	Hex D-type flip-flop with reset; positive edge-trigger
NXP Semiconductors	74HC174	101Kb / 13P	Hex D-type flip-flop with reset; positive-edge trigger 1998 Jul 08
NXP Semiconductors	74LV174	121Kb / 14P	Hex D-type flip-flop with reset; positive-edge trigger 1998 May 20
Nexperia B.V. All right...	74HCT174-Q100	252Kb / 14P	Hex D-type flip-flop with reset; positive-edge trigger Rev. 2 - 26 February 2021
Nexperia B.V. All right...	74HCT174	255Kb / 14P	Hex D-type flip-flop with reset; positive-edge trigger Rev. 6 - 1 September 2021
NXP Semiconductors	74HC273-Q100	147Kb / 19P	Octal D-type flip-flop with reset; positive-edge trigger Rev. 1-19 June 2013
Nexperia B.V. All right...	74LVC273-Q100	715Kb / 16P	Octal D-type flip-flop with reset; positive-edge trigger
NXP Semiconductors	74AHC273	92Kb / 20P	Octal D-type flip-flop with reset; positive-edge trigger 1999 Sep 01
Nexperia B.V. All right...	74HC175-Q100	747Kb / 18P	Quad D-type flip-flop with reset; positive-edge trigger

More results

74HC174D-Q100 Datasheet(PDF) 7 Page - Nexperia B.V. All rights reserved

74HC174D-Q100 Datasheet(HTML) 7 Page - Nexperia B.V. All rights reserved

Similar Part No. - 74HC174D-Q100

Similar Description - 74HC174D-Q100

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL