Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

IDT72V3623 Datasheet(PDF) 4 Page - Integrated Device Technology

Part No. IDT72V3623
Description  3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING 256 x 36, 512 x 36, 1,024 x 36
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo 

IDT72V3623 Datasheet(HTML) 4 Page - Integrated Device Technology

 
Zoom Inzoom in Zoom Outzoom out
 4 / 28 page
background image
4
IDT72V3623/72V3633/72V3643 CMOS 3.3V SyncBiFIFOTM WITH BUS-MATCHING
256 x 36, 512 x 36, 1,024 x 36
COMMERCIAL TEMPERATURERANGE
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
A0-A35
Port A Data
I/O
36-bit bidirectional data port for side A.
AE
Almost-EmptyFlag
O
Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in
(Port B)
the FIFO is less than or equal to the value in the Almost-Empty B offset register, X.
AF
Almost-FullFlag
O
Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty
(Port A)
locations in the FIFO is less than or equal to the value in the Almost-Full A offset register, Y.
B0-B35
Port B Data
I/O
36-bit bidirectional data port for side B.
BE/
FWFT
Big-Endian/
I
This is a dual purpose pin. During Master Reset, a HIGH on BE will select Big-Endian operation.
First Word
In this case, depending on the bus size, the most significant byte or word written to Port A is read
Fall Through
from Port B first. A LOW on BE will select Little-Endian operation. In this case, the least significant
byte or word written to Port A is read from Port B first. After Master Reset, this pin selects the timing
mode. A HIGH on
FWFT selects IDT Standard mode, a LOW selects First Word Fall Through
mode. Once the timing mode has been selected, the level on
FWFT must be static throughout
device operation.
BM
Bus-MatchSelect
I
A HIGH on this pin enables either byte or word bus width on Port B, depending on the state of
(Port B)
SIZE. A LOW selects long word operation. BM works with SIZE and BE to select the bus size and
endian arrangement for Port B. The level of BM must be static throughout device operation.
CLKA
Port A Clock
I
CLKA is a continuous clock that synchronizes all data transfers through Port A and can be
asynchronous or coincident to CLKB.
FF/IR and AF are synchronized to the LOW-to-HIGH
transition of CLKA.
CLKB
Port B Clock
I
CLKB is a continuous clock that synchronizes all data transfers through Port B and can be
asynchronous or coincident to CLKA.
EF/OR and AE are synchronized to the LOW-to-HIGH
transition of CLKB.
CSA
Port A Chip
I
CSA must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write on Port A. The
Select
A0-A35 outputs are in the high-impedance state when
CSA is HIGH.
CSB
Port B Chip
I
CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B.
Select
The B0-B35 outputs are in the high-impedance state when
CSB is HIGH.
EF/OR
Empty/Output
O
This is a dual function pin. In the IDT Standard mode, the
EF function is selected. EFindicates
Ready Flag
whetherornottheFIFOmemoryisempty. IntheFWFTmode,the ORfunctionisselected. ORindicates
(Port B)
the presence of valid data on the B0-B35 outputs, available for reading.
EF/OR is synchronized to the
LOW-to-HIGH transition of CLKB.
ENA
Port A Enable
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on Port A.
ENB
Port B Enable
I
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B.
FF/IR
Full/Input
O
This is a dual function pin. In the IDT Standard mode, the
FF function is selected. FF indicates
Ready Flag
whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR
(Port A)
indicates whether or not there is space available for writing to the FIFO memory.
FF/IR is
synchronized to the LOW-to-HIGH transition of CLKA.
FS1/
SEN
FlagOffset
I
FS1/
SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During
Select 1/
Reset, FS1/
SENandFS0/SD,togetherwith SPM,selecttheflagoffsetprogrammingmethod.
Serial Enable,
Three offset register programming methods are available: automatically load one of three preset
values (8, 16, or 64), parallel load from Port A, and serial load.
FS0/SD
FlagOffset
I
Select 0/
When serial load is selected for flag offset register programming, FS1/
SEN is used as an enable
Serial Data
synchronous to the LOW-to-HIGH transition of CLKA. When FS1/
SENisLOW,arisingedgeonCLKA
CLKA load the bit present on FS0/SD into the X and Y registers. The number of bit writes required
to program the offset registers is 16 for the IDT72V3623, 18 for the IDT72V3633, and 20 for the
IDT72V3643. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn