Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

A49LF040 Datasheet(PDF) 7 Page - AMIC Technology

Part No. A49LF040
Description  4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory
Download  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AMICC [AMIC Technology]
Homepage  http://www.amictechnology.com
Logo 

A49LF040 Datasheet(HTML) 7 Page - AMIC Technology

Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
A49LF040
PRELIMINARY
(August, 2004, Version 0.1)
6
AMIC Technology, Corp.
Table 2: LPC Read Cycle
1. Field contents are valid on the rising edge of the present clock cycle.
LPC Single-Byte Read Waveforms
LCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
START
ADDRESS
TAR0
TAR1
SYNC
DATA
TAR0
TAR1
LFRAME#
LAD[3:0]
CYCTYPE +
DIR
Clock
Cycle
Field
Name
Field Contents
LAD[3:0]
1
LAD[3:0]
Direction
Comments
1
START
0000
IN
LFRAME# must be active (low) for the part to respond. Only the last
start field (before LFRAME# transitioning high) should be recognized.
2
CYCTYPE
+ DIR
010X
IN
Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle.
Bit 1 indicates the type of transfer “0” for Read. Bit 0 is reserved.
3-10
ADDRESS
YYYY
IN
Address Phase for Memory Cycle. LPC protocol supports a 32-bit
address phase. YYYY is one nibble of the entire address. Addresses
are transferred most-significant nibble first. See Table 4 for address
bits definition and Table 5 for valid memory address range.
11
TAR0
1111
IN
then Float
In this clock cycle, the host has driven the bus to all 1s and then floats
the bus. This is the first part of the bus “turnaround cycle.”
12
TAR1
1111(float)
Float
then OUT
The A49LF040 takes control of the bus during this cycle.
13
SYNC
0000
OUT
The A49LF040 outputs the value 0000b indicating that data will be
available during the next clock cycle.
14
DATA
ZZZZ
OUT
This field is the least-significant nibble of the data byte.
15
DATA
ZZZZ
OUT
This field is the most-significant nibble of the data byte.
16
TAR0
1111
IN
then Float
In this clock, the host has driven the bus to all 1s and then floats the
bus. This is the first part of the bus “turnaround cycle.”
17
TAR1
1111(float)
Float
then OUT
The A49LF040 takes control of the bus during this cycle.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn