Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

XRD8785 Datasheet(PDF) 6 Page - Exar Corporation

Part No. XRD8785
Description  CMOS 8-Bit High Speed Analog-to-Digital Converter
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRD8785 Datasheet(HTML) 6 Page - Exar Corporation

Back Button XRD8785 Datasheet HTML 2Page - Exar Corporation XRD8785 Datasheet HTML 3Page - Exar Corporation XRD8785 Datasheet HTML 4Page - Exar Corporation XRD8785 Datasheet HTML 5Page - Exar Corporation XRD8785 Datasheet HTML 6Page - Exar Corporation XRD8785 Datasheet HTML 7Page - Exar Corporation XRD8785 Datasheet HTML 8Page - Exar Corporation XRD8785 Datasheet HTML 9Page - Exar Corporation XRD8785 Datasheet HTML 10Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
Rev. 3.00
Figure 5. Equivalent Input Circuit
Figure 6. Typical Circuit Connections
Signals should not exceed V
DD +0.5V or go below GND
–0.5V. All pins have internal protection diodes that will
protect them from short transients (<100
µs) outside
the supply range.
AGND and DGND pins are connected internally
through the P-substrate. DC voltage differences be-
tween GND pins will cause undesirable internal sub-
strate currents.
The power supply (V
DD) and reference voltage (VRT &
RB) pins should be decoupled with 0.1µF and 10µF
capacitors to AGND, placed as close to the chip as
The digital outputs should not drive long wires or buses.
The capacitive coupling and reflections will contribute
noise to the conversion.
To avoid timing errors, use the rising edge of the sample
clock (CLK) to latch data from the XRD8785 to other
parts of the system.
The reference can be biased internally by shorting V
to V
RTS and VRB to VRBS. This will generate 0.6V at VRB
and 2.6V at V
RT (see Figure 5).
If the internal reference pins V
RTS and/or VRBS are not
used, they should be left unconnected.
The output enable pin (OE) should not be left uncon-
nected. If not controlled by an active signal then it must
be tied to a logic low value.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn