Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

C9630 Datasheet(PDF) 4 Page - Cypress Semiconductor

Part No. C9630
Description  PC133 Clock Generator for SiS630/Pentium III & SiS540/Socket7 Applications
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CYPRESS [Cypress Semiconductor]
Homepage  http://www.cypress.com
Logo 

C9630 Datasheet(HTML) 4 Page - Cypress Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
PC133 Clock Generator for SiS630/Pentium
®III & SiS540/Socket7 Applications
Cypress Semiconductor Corporation
525 Los Coches St.
Document#: 38-07035 Rev. **
05/02/2001
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
Page 4 of 18
http://www.cypress.com
APPROVED PRODUCT
C9630
Power on Bi-Directional Pins
Power Up Condition:
Pins 2,7,8,and 26 are Power up bi-directional pins used for selecting the host frequency in page 1, table 1. During
power-up of the device, these pins are in input mode (see Fig 4, below), therefore; they are considered input select pins
internal to the IC. After a settling time, the selection data is latch into the internal control register and these pins become
a clock outputs.
-
Hi-Z Input
Toggle Outputs
ower Supply
amp
Select data is latched into register, then pin becomease ref clock output signal.
REF0 / S3
PCI0 / S1
PCI1 / S2
48MHZ / S0
VDD Rail
Strapping Resistor Options:
The power up bi-directional pins have a large value pull-
down each (250K
Ω), therefore, a selection “0” is the
default. If the system uses a slow power supply (over
5mS settling time), then it is recommended to use an
external Pull-Down (Rdn) in order to insure a Low
selection. In this case, the designer may choose one of
two configurations, see Fig.5A and B.
Fig. 5A represents an additional pull down resistor Rdn
= 50K
Ω connected from the pin to the ground plane,
which allows a faster pull to a low level.
If a selection “1” is desired, then a jumper is placed on
JP1 to a Rup = 10K
Ω resistor as implemented as
shown in Fig.5A. Please note the selection resistors
(Rup and Rdn
) are placed before the Damping resistor
(Rd) close to the pin.
Fig. 5B represent a single resistor 10K
Ω connected to a
3-way jumper, JP2. When a “1” selection is desired, a
jumper is placed between leads1 and 3. When a “0”
selection is desired, a jumper is placed between leads 3
and 2.
Fig.4
Fig.5A
Fig.5B
12
3
Load
Load
VDD
VDD
IMIC9630
Bidirectional
10K
50K
Rd
JP1
IMIC9630
Bidirectional
Rd
10K
JP2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn