Electronic Components Datasheet Search |
|
V400HJ6 Datasheet(PDF) 11 Page - Chi Mei Corporation. |
|
V400HJ6 Datasheet(HTML) 11 Page - Chi Mei Corporation. |
11 / 34 page PRODUCT SPECIFICATION Version 2.0 11 Date : Jun.06 2016 The copyright belongs to InnoLux. Any unauthorized use is prohibited 4. INPUT TERMINAL PIN ASSIGNMENT 4.1 TFT LCD OPEN CELL INPUT CNF1 Connector Pin Assignment: [187059-51221 (P-Two), WF23-402-5133(FCN)] Matting connector : [FI-RE51HL(JAE)] Pin Name Description Note 1 NC No connection (2) 2 SCL I2C clock (For Vcom tunning) 3 SDA I2C data (For Vcom tunning) 4 NC No connection 5 NC No connection 6 NC No connection (2) 7 SELLVDS LVDS data format Selection (3)(4) 8 NC No Connection 9 NC No Connection 10 NC No connection (2) 11 GND Ground 12 ORX0- Odd pixel Negative LVDS differential data input. Channel 0 13 ORX0+ Odd pixel Positive LVDS differential data input. Channel 0 14 ORX1- Odd pixel Negative LVDS differential data input. Channel 1 15 ORX1+ Odd pixel Positive LVDS differential data input. Channel 1 16 ORX2- Odd pixel Negative LVDS differential data input. Channel 2 17 ORX2+ Odd pixel Positive LVDS differential data input. Channel 2 (5) 18 GND Ground 19 OCLK- Odd pixel Negative LVDS differential clock input. 20 OCLK+ Odd pixel Positive LVDS differential clock input. (5) 21 GND Ground 22 ORX3- Odd pixel Negative LVDS differential data input. Channel 3 23 ORX3+ Odd pixel Positive LVDS differential data input. Channel 3 (5) 24 N.C. No Connection 25 N.C. No Connection 26 N.C. No Connection 27 N.C. No Connection (2) 28 ERX0- Even pixel Negative LVDS differential data input. Channel 0 29 ERX0+ Even pixel Positive LVDS differential data input. Channel 0 30 ERX1- Even pixel Negative LVDS differential data input. Channel 1 31 ERX1+ Even pixel Positive LVDS differential data input. Channel 1 32 ERX2- Even pixel Negative LVDS differential data input. Channel 2 33 ERX2+ Even pixel Positive LVDS differential data input. Channel 2 (5) 34 GND Ground 35 ECLK- Even pixel Negative LVDS differential clock input 36 ECLK+ Even pixel Positive LVDS differential clock input (5) 37 GND Ground 38 ERX3- Even pixel Negative LVDS differential data input. Channel 3 39 ERX3+ Even pixel Positive LVDS differential data input. Channel 3 (5) 40 N.C. No Connection 41 N.C. No Connection 42 N.C. No Connection 43 N.C. No Connection (2) 44 GND Ground 45 GND Ground 46 GND Ground |
Similar Part No. - V400HJ6 |
|
Similar Description - V400HJ6 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |